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Abstract 
The data-rate demand in high-speed interface circuits increases exponentially every year. High-speed 
I/Os are better implemented in advanced process technologies for lower-power systems, with the 
advantages of improved driving capability of the transistors and reduced parasitic capacitance. However, 
advanced technologies are not necessarily advantageous in terms of device reliability; in particular device 
failure from electrostatic discharge (ESD) becomes more likely in nano-scale process nodes. In order to 
secure ESD resiliency, the size of ESD devices on I/O pads should be sufficiently large, which may 
potentially reduce I/O speed. These two conflicting requirements in high-speed I/O design sometimes 
require sacrifice to one of the two properties. 
In this dissertation, three different approaches are proposed to achieve reliable and energy-efficient 
interface circuits. As the first approach, a novel ESD self-protection scheme to utilize “adaptive active 
bias conditioning” is proposed to reduce voltage stress on the vulnerable transistors, thereby reducing the 
burden on ESD protection devices. The second approach is to cancel out effective parasitic capacitance 
from ESD devices by the T-coil network. Voltage overshoot generated by magnetic coupling of the T-coil 
network can be suppressed by the proposed “inductance halving” technique, which reduces mutual 
inductance during ESD. The last approach employs system-level knowledge in the design of an ADC-
based receiver for high intersymbol interference (ISI) channels. As a system-level performance metric, 
bit-error rate (BER) is adopted to mitigate a bit-resolution requirement in “BER-optimal ADC”, which 
can lead to 2× power-efficiency in the flash ADC and achieve a better BER performance. 
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Chapter 1. Introduction 
High-speed wireline I/O design is one of the most challenging areas in electrical engineering. It is an 
enabling technique for high-capacity data communication or computer networks, ranging from long-
distance Ethernet, to medium-reach backplane, or even shorter-reach chip-to-chip interface. Especially 
nowadays, tremendous volumes of data are generated from all over the world, which calls for high data-
rate wireline communication links. Figure 1.1 shows the increasing trend of per-pin data-rate in various 
wireline I/O standards [1]. It is apparent that the data rate increases by approximately 2× every four years. 
In order to keep up with this rapid rising trend of data rate, process technologies with faster and smaller 
devices are needed for low-power system implementation. The data-rate trend with process nodes in 
Figure 1.2 evidently shows that higher data-rate I/Os are implemented on more advanced processes. 
 
Figure 1.1.  Data rate per pin vs. year for various wireline I/O standards [1]. 
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Figure 1.2.  Data-rate trends vs. process technology nodes and year in wireline communication links [1]. 
However, advanced technologies do not necessarily guarantee device reliability. In particular, 
electrostatic discharge (ESD) reliability is always one of the major issues with process scale-down. ESD 
devices should operate above IC supply voltage and below IC breakdown voltage, which defines the 
“ESD design window” [2], which is redrawn in Figure 1.3. The rectangles labeled as the minimum feature 
size of each process generation represent the ESD voltage margin by the width, whose upper limit and 
lower limit are determined by breakdown voltage and IC supply voltage, respectively. The height of each 
rectangle denotes the current withstand level of the ESD clamps. It is obvious that the ESD design 
window reduces with advanced process nodes, as a reduction rate of breakdown voltage is much faster 
than that of supply voltage. Therefore, the use of advanced process technologies is not always favorable 
to ESD resiliency. 
In order to overcome this dilemma in high-speed I/O design, a new design approach is necessary to 
accomplish both energy-efficiency and ESD-reliability. In this dissertation, three design concepts are 
proposed: (1) ESD self-protection, (2) ESD parasitic cancellation, and (3) circuit design metric 
redefinition toward system performance. These approaches will be discussed in more detail from Chapter 
2 to Chapter 4, and verified by simulation and measurements results. 
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Figure 1.3.  ESD design window with process scaling (redrawn from [2]). The ESD voltage margin is 
represented by the width, and current carrying capability of the clamp circuits is indicated by the height of 
the rectangle in each process node. 
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Chapter 2. Adaptive Active Bias Conditioning for 
ESD Self-Protection 
2.1 Motivation 
In high-speed I/O design, there is a stringent trade-off relationship between I/O bandwidth and ESD 
protection level. As shown in Figure 2.1 [3], a higher data-rate limits the capacitive loading budget on the 
I/O pad, which corresponds to the decreased ESD protection level. This trend becomes even worse for the 
over-10 Gb/s I/Os, which are currently the main stream applications. Moreover, in order to support a 
higher data rate, ICs should be fabricated in nano-scale CMOS technologies, in which good ESD 
reliability is difficult to achieve because of the reduced gate oxide breakdown voltage (BVox), reduced 
drain-source breakdown voltage (i.e., Vt1, the lateral BJT trigger voltage) and increased resistance of 
thinner interconnection metal layers [2]. Hence, sometimes high-speed I/O designers have to sacrifice 
ESD reliability to achieve the required bandwidth. 
 
Figure 2.1. Relationship between data-rate of high-speed serial links and allowable capacitive loading 
requirements with CDM protection level. The peak CDM current on the right y-axis shows maximum 
sustainable CDM current by dual-diodes, with the capacitive loading budget in the x-axis (the original 
plot of Figure 12 in [3] is redrawn). 
The most common ESD target voltages are 2 kV for Human Body Model (HBM) [4] and 500 V for 
Charged Device Model (CDM) [3]. The HBM and CDM models reproduce the rise time and peak current 
of actual ESD waveforms; the HBM or CDM tester pre-charge voltage can be set to the target value. In 
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the old process technologies, these ESD target levels can be easily satisfied using known ESD protection 
devices and the proper current shunting networks. However, conventional ESD design approaches do not 
work well in the advanced technology nodes, especially for high-speed I/O design, and it can be difficult, 
or even impossible, to achieve 2 kV HBM and 500 V CDM. Given this situation, the “practical” ESD 
target levels were recently reconsidered by the Industry Council on ESD Target Levels [3], [4], which 
recommended to lower the HBM target level from 2 kV to 1 kV [4], and the CDM level from 500 V to 
250 V [3], taking advantage of improved factory controls. 
However, even the new ESD target levels may be unrealizable for very high-speed serial links (> 20 
Gb/s) in advanced processes, as an example will show. As an ESD protection network, primary dual-
diodes at the I/O pads and an active rail clamp are assumed [5]. A BGA package of 300 mm2 size is 
assumed, so that a 250 V CDM discharge will produce a 3 A peak current [3]. The induced PAD voltage 
(VPAD) from ESD current (IESD) can be calculated as follows: 
   , , ,dio clp busPAD ESD dio on clp onR R RV I V V     (2.1) 
where Rdio and Vdio,on are on-resistance and turn-on voltage of dual-diodes, respectively, and Rclp and 
Vclp,on represent on-resistance and turn-on voltage of a rail clamp, respectively. Bus resistance on the 
VDD and VSS rails are denoted by Rbus. The model parameters for dual-diodes are obtained from the 130-
nm CMOS process design kit (PDK) and series resistance, which is proportional to capacitance, is scaled 
based on the ESD capacitance budget according to the serial link data-rate for 5 Gb/s and 20 Gb/s as 
shown in Figure 2.1. Dual-diodes parameters are further modified for CDM simulation to emulate 
transient voltage overshoot by simply multiplying the series resistance of the dual-diodes by 1.5. As 
shown in Figure 2.2, IESD is plotted with respect to VPAD to show the I-V characteristic. The peak ESD 
currents for 1 kV HBM and 250 V CDM are indicated by the horizontal lines; VPAD at the crossing point 
between an I-V curve and the horizontal line is required to be smaller than device breakdown voltages. 
The maximum tolerable VPAD is set equal to Vt1 for HBM and BVox for CDM; these values are process-
dependent, and two process nodes are studied: 130 nm and 45 nm. Not only transistors, but the ESD 
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devices (e.g., dual-diodes and rail clamps) can also have process-dependency on the ESD levels. However, 
in this analysis, it is assumed that ESD devices are more robust than the transistors, so that ESD failure 
always comes from the transistors. As shown in Figure 2.2(a), a 5-Gb/s link should easily pass 1 kV HBM 
at both the 130- and 45-nm nodes, but a 45-nm 20-Gb/s link only marginally meets the target. Figure 
2.2(b) indicates that a 5-Gb/s link in 130-nm CMOS can pass 250 V CDM, but the 45-nm version will be 
marginal, and a 45-nm 20-Gb/s link cannot reach the CDM target at both process nodes. In this simple 
analysis, the ESD device model parameters were based on 130-nm PDK and not modified for 45-nm 
process. Thus, the predicted results for 45-nm technology might be overly optimistic. 
 
Figure 2.2.  ESD current vs. peak I/O PAD voltage for 5-Gb/s and 20-Gb/s serial links during (a) HBM 
and (b) CDM. Breakdown voltages for 130 and 45-nm CMOS technologies are indicated. 
In response, various ESD self-protected I/Os have been proposed. One of the promising techniques is 
an active biasing scheme in which the gate biases of the ESD-susceptible transistors are controlled to 
reduce the voltage stresses at the gate-oxide and drain-source region [6], [7], [8], [9], [10]. Only [6] 
addressed the case of bi-directional transceivers, but its solution is effective only for positive I/O stress 
relative to VSS (PS mode), and it does not mitigate negative I/O stress that is applied with respect to 
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VDD (ND mode). ND-mode ESD primarily stresses PMOS, which could be problematic in nano-scale 
processes, where the breakdown voltages of PMOS approach those of NMOS [11]. 
In this dissertation, Adaptive Active Bias Conditioning (AABC) is proposed. It provides ESD 
polarity-aware protection by controlling the gate voltages of the vulnerable transistors based on the 
direction of ESD current flow. AABC is demonstrated on a Stub Series Terminated Logic (SSTL) 
transceiver [12]. 
2.2 Bidirectional SSTL Transceiver 
The proposed ESD protection concept is illustrated in Figure 2.3. ESD current shunting is provided 
by dual-diodes at the I/O and an active rail clamp. The AABC circuit generates appropriate gate voltages 
for the ESD-vulnerable transistors. The AABC circuit is composed of two blocks: gate-bias controller and 
direction detector, which are triggered by an ESD detector inside an active rail clamp only when a power-
off ESD event occurs. 
 
Figure 2.3.  Block diagram of ESD-protected transceivers. The AABC circuit is triggered by a fast 
transient on VDD when the chip is in the power-off state, and it controls the gate biasing of the vulnerable 
transistors. 
The schematic of the single-ended bidirectional SSTL transceiver is drawn in Figure 2.4. The 
receiver (RX) performs a comparison between received data at PAD and a reference voltage (VREF). The 
RX comparator is based on a complementary self-biased differential amplifier [13], which generates its 
tail current locally using negative feedback. The original topology is modified by adding transistors MP3, 
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MN3 and MN4 to support AABC control and to eliminate stand-by leakage current. Appropriate number 
of inverters will follow /RXOUT to make a full signal swing with the correct logic polarity. The 
transmitter (TX) is an array of fifteen voltage-mode drivers with on-die termination (ODT) controlled by 
a 4-bit control register, “ZQ[3:0].” ODT provides 50-Ω series termination during TX mode, and 50-Ω 
parallel termination (or, Thevenin termination) for RX mode by a resistor divider with two 100-Ω 
resistors. This resistor divider at RX mode also generates a common-mode voltage for AC coupling at the 
RX input. Either the receiver or the transmitter is selected via the “ENABLE_RX” signal. The ESD 
control signals, ESDP, ESDN, and ESD1-3, are off the main signal path. 
 
Figure 2.4.  Schematic of the single-ended bidirectional SSTL transceiver with ESD control signals 
(marked in red). 
2.3 ESD Protection Strategy 
Multi-Gb/s operation will require the circuit to be implemented with thin gate-oxide transistors. 
Analysis is performed to identify the most vulnerable transistors during HBM ESD [14]. ESD current 
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discharges from PS mode and ND mode create the most severe voltage stress [15], because ESD current 
flows through the discharge path with the largest aggregate resistance. Figure 2.5(a) shows PS-mode 
current flow, which causes a large positive voltage drop between PAD and VSS, resulting in gate-oxide 
stress on MN1 in the receiver and drain-source stress on MN10 (or MN11) in the driver. Similarly, as 
shown in Figure 2.5 (b), MP1 and MP10 (or MP11) are vulnerable during ND mode stress with the 
largest negative voltage drop between PAD and VDD. 
 
Figure 2.5.  HBM stress modes: (a) PS mode, and (b) ND mode. The gate bias states that would maximize 
the resilience of this circuit to the ESD stress are indicated as circled letters: H as logic-high (VDD) and L 
as logic-low (VSS). 
The receiver transistors, MP1 and MN1, can be protected by turning off transistors MP3, MN3 and 
MN4 during ESD; this causes nodes VP, VN and /RXOUT to be set to an intermediate voltage between 
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VDD and VSS, thereby minimizing VGS and VGD for MN1 and MP1 [6]. The driver transistors should be 
protected from drain breakdown; the transistors’ drain-source breakdown voltage can be maximized by 
biasing them in the off state, as this retards the lateral BJT turn-on. However, setting VG,MN10 to VSS 
during PS mode stress or VG,MP10 to VDD during ND mode would create gate-oxide overstress, because 
DG PADV V  in both cases. To prevent this, the gates of MN10 and MP10 should be pulled high during PS 
mode stress and low during ND mode as indicated in Figure 2.5. This results in ,X th nV VDD V   in PS 
mode, and ,th pY VV VSS   in ND mode; if the ESD diode and rail clamp have similar voltage drops, 
, 10DS MNV  and , 11DS MNV  will be roughly equal to 2PADV  at PS mode, and , 10 , 11 / 2DS MP DS MP PADV V V   at 
ND mode, which best suppresses drain junction stress. The desired ESD control signals are summarized 
in Table 2.1, based on the required gate bias states in Figure 2.5 and the logic configuration in Figure 2.4. 
Table 2.1.  Desired ESD control signals for different operation modes. 
 
2.4 AABC Circuit 
The AABC circuit implementation is shown in Figure 2.6. The RC timer in Figure 2.6(a) is used as 
an ESD detector, which detects an ESD fast transient on the supply and pulls up node V1 to generate 
logic low signals for ESD1-3 in the gate-bias controller. In this study, no dedicated RC timer circuit is 
designed, but the V1 signal is reused from the existing rail clamp in the power I/O cells, which are located 
near the SSTL I/Os. However, if the distance between the SSTL I/O and the rail clamp circuit is far away 
in a practical implementation, the RC timer should be included in the AABC circuit for a faster ESD 
detection. In Figure 2.6(a), the inverter IA should be sized sufficiently large to deliver the signal ESD1 to 
many transistor gates in the driver within an ESD pulse duration. ESD2 and ESD3 should both be logic-
Signal
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low during an ESD event, while they are to be controlled by the ENABLE_RX signal in a normal 
operation; therefore, the drain nodes of MN21 and MN22 are directly connected to the outputs of 
inverters I1 and I2, respectively, as shown in the gray-colored circuits in Figure 2.6(a). Thus, during an 
ESD event, one of MN21 or MN22 will be in contention with I1 or I2, respectively. MN21 [MN22] must 
be carefully sized to overcome the driving capability of the PMOS in I1 [I2]. 
The direction detector in Figure 2.6(b) makes use of the fact that PADV VDD  in PS mode and 
PADV VSS  in ND mode. The most important feature of the direction detector is low latency because an 
ESD pulse is a very short one-shot pulse—1 ns in case of CDM [16]. ESD control signals must be 
generated quickly before the ESD pulse reaches its peak amplitude. Thus, the circuit is implemented 
using a ratioed logic style [17] for its speed from simple circuit topology and its ability to detect out-of-
supply-range signals ( PADV VDD  or PADV VSS ). Careful sizing of transistors minimizes contention at 
internal nodes, V3 and V4. The combined current driving capability of MP31 and MPWEAK [MN41 and 
MNWEAK] should be larger than MN31 [MP41], while a single MPWEAK [MNWEAK] should be weaker than 
MN31 [MP41]. For PS-mode ESD, MP31 is off and MP41 fully turns on, to pull the nodes V3 and V4 
down; this drives ESDP and ESDN high. In ND mode, ESDP and ESDN are driven low. During normal 
operation, MN31 and MP41 are off; V3 is pulled up by MPWEAK and V4 is pulled down by MNWEAK, 
eliminating static current. The direction detector adds less than 5 fF parasitic capacitance to the PAD, 
which is negligible relative to the ESD diodes and bond pad. Thus, the AABC circuit should not impact 
signal integrity. 
To verify the transient response of the AABC circuit, circuit simulation was performed using Spectre 
[18] for the worst-case conditions on the parasitic-extracted circuit netlist from the actual layout; 
transistors are in slow corner, and temperature is set to 135 ºC. A CDM-like current pulse of tpulse = 1 ns, 
trise = 100 ps and 3A peak current is injected; the two slowest signals ESDP and ESDN are plotted in 
Figure 2.7 along with PAD and VDD, all with respect to VSS. ESDP and ESDN settle to the desired 
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states (logic-high at PS mode and logic-low at ND mode) within 200 ps. This indicates the direction 
detector can work on the CDM time-scale. 
 
Figure 2.6.  AABC schematic: (a) gate-bias controller with RC timer from existing rail clamp circuit (the 
inverters I1-3 in Figure 2.4 are repeated), and (b) direction detector (part of (a) is repeated here to clarify 
signal connection). 
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Figure 2.7.  Transient simulation of direction detector response to 1 ns pulse stress: (a) PS mode, (b) ND 
mode. Slow process corner, 135 ºC, post-layout parasitics included. The ESD control signals settle within 
200 ps. 
2.5 Chip Implementation 
To evaluate the efficacy of AABC, the four SSTL transceivers described in Table 2.2 were 
implemented on a 130-nm low-power CMOS process. A 2 Gb/s data-rate was targeted. All four 
transceivers (TRX) have dual-diode primary ESD protection. TRX1 is a baseline circuit, which has only 
primary dual-diodes but does not have secondary ESD protection and active-biasing schemes. TRX2 uses 
the active biasing circuit presented in [6] which protects only against PS-mode ESD. TRX3 contains the 
proposed AABC, shown in Figure 2.6. TRX4 does not utilize active biasing, but has secondary ESD 
protection, consisting of a series resistor and grounded-gate NMOS (GGNMOS) at the receiver input. The 
chip microphotograph is shown in Figure 2.8. The transceiver core occupies 0.0116 mm2, and the AABC 
circuit is 0.0012 mm2—only 10% area overhead. The test chip is assembled in an 80-pin, 12×12 mm2 
QFN package. Transceivers in the test chip are programmed by the 10-bit shift-register via a three-wire 
interface, similar to the Serial Peripheral Interface (SPI); the shift-register configures the RX or TX mode 
for the bidirectional TRXs, and changes the driving strength and termination resistance. To study the 
effect of AABC on signal integrity, the TX eye diagrams are measured at the output of a 3-dB attenuation 
channel; results are shown in Figure 2.9 for a 2-Gb/s 271 pseudo-random bit sequence (PRBS). TRX1 
and TRX3 have similar eye openings, proving that the AABC circuit does not degrade signal integrity. 
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Table 2.2.  SSTL transceiver splits. 
 
 
Figure 2.8.  Chip microphotograph. 
 
Figure 2.9.  Measured TX eye diagram after 3-dB attenuation channel with 27−1 PRBS at 2 Gb/s: (a) 
SSTL I/O without AABC (TRX1), and (b) SSTL I/O with AABC (TRX3). 
2.6 Overview on ESD Measurement and Failure Analysis Method 
ESD tests are performed on the packaged parts, and failures are detected with the criteria of 
increased pin leakage current, deviation on the electrical parameters (e.g., TX amplitude, termination 
impedance, RX common-mode voltage, etc.) and TRX function failure from eye diagrams. Figure 2.10 
shows two examples of RX eye diagrams from the failed chips after the ESD zap, for the same PRBS 
TRX1
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([5])
TRX3
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TRX4
(prim+2nd)
Primary
protection Yes Yes Yes Yes
Secondary 
protection No No No Yes
Active biasing
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[PS]
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pattern as Figure 2.9. Zero-crossing points are shifted up in Figure 2.10(a), and the RX does not function 
in Figure 2.10(b). The many “slips” on the waveforms in Figure 2.10(b) are a clear sign of RX 
malfunction; the ESD-damaged RX transistors does not perform the comparison function well, due to 
switching speed degradation or increased leakage current at the gate of the transistor.  
 
Figure 2.10.  Examples of failed RX output eye diagrams after the ESD stress: (a) zero-crossing distortion, 
and (b) RX malfunction. 
Pin leakage current was not increased in case of Figure 2.10(b), which implies that a simple leakage 
test is not sufficient to detect all ESD-induced failures. Moreover, pin leakage measurement on an 
unpowered chip did not give much information in this work. The test chip already flows some pin-leakage 
current even prior to ESD stress, because a few TX driver array turn on unexpectedly during DC pin 
voltage sweep. The possible cause is a charged-up power supply through the top diodes during power-off 
ESD, when the PAD-to-VSS voltage is swept; the gate voltages of some NMOS transistors in the TX 
driver may be accidentally pulled up to flow high leakage current. To avoid such unexpected leakage 
current, pin leakage is measured from I-V curves on a power-on board by disabling any unnecessary 
current through shift-register control before DC voltage sweep. This specific “power-on I-V curve” gives 
additional useful information on which section of core circuit or ESD device is failed, without resorting to 
any visual inspection by Scanning Electron Microscope (SEM). ESD-induced failure can be modeled as 
shunt resistance as shown in Figure 2.11. A finite top resistance (RT) represents failure at the top diode or 
the PMOS transistor in I/O circuit, while a finite bottom resistance (RB) models failure at the bottom 
diode or the NMOS transistor. In PS mode (Figure 2.11(a)), ESD current (IESD) flows through the top 
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diode and maximum stress voltage (Vmax) is applied between PAD and VSS; in this case, finite RT and RB 
are caused by failure of the top diode and NMOS, respectively, because reverse breakdown voltage of the 
bottom diode is typically higher than Vt1 or BVox of thin gate-oxide NMOS transistors. In ND mode, finite 
RT and RB represent failures from the PMOS and bottom diode, respectively, as shown in Figure 2.11(b). 
These two shunt resistance, RT and RB, can be calculated from the proposed power-on I-V curve method.  
More discussion is presented in Appendix A. 
 
Figure 2.11.  ESD failure model for (a) PS mode to show RT caused from top diode failure and RB from 
NMOS failure in transceiver circuit, and for (b) ND mode with RT from the PMOS and RB from the 
bottom diode failure. Critical ESD current, IESD, and maximum stress voltage, Vmax, are indicated in the 
figure. 
2.7 ESD Measurement Results 
2.7.1  Transmission line pulsing (TLP) results 
HBM performance is estimated by 100 ns Transmission Line Pulsing (TLP) with trise = 10 ns [19]. 
As presented in Table 2.3, all four TRX have very similar failure currents (Ifail). In each case, electrical 
failure analysis indicates that the failing device is an ESD diode. The ESD diodes each have a TLP Ifail of 
2.7 A; Ifail of the SSTL I/O exceeds 3 A because the driver sinks some of the stress current. Given the 
relation, ,1500HBM fail TLPV I  , all four transceivers were expected to pass HBM testing up to the tester 
limit of  4 kV. 
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VDD
VSS
PAD
RT
RB R
ai
l C
la
m
p
TRX
VDD
VSS
PAD
RT
RB R
ai
l C
la
m
p
TRX
IESD
Vmax IESD
Vmax
17 
 
An initial assessment of CDM performance is obtained from very-fast TLP (VF-TLP) [20]: tpulse = 5 
ns and trise = 600 ps. Results are given at the bottom two rows in Table 2.3. Failure analysis results for PS-
mode and ND-mode VF-TLP are presented in Table 2.4. and Table 2.5., respectively. The failed items 
and the calculated shunt resistors from the proposed power-on I-V curve are listed, which will resolve the 
failure points. Under PS-mode VF-TLP stress, TRX1 fails due to failure at the receiver NMOS transistors. 
Figure 2.12 shows the eye diagrams of TRX1 at RX mode, before and after the PS-mode VF-TLP stress. 
As shown in Figure 2.12(b), the zero-crossing point has been significantly shifted to near the output-high 
level, which shows the receiver failure. However, there are no distinctive signs of increased leakage 
current and the shifted TX electrical characteristics. Hence, maybe the NMOSs of TRX1 are damaged 
slightly, not affecting leakage current and TX functionality, but damaged sufficiently for RX malfunction. 
TRX2 to TRX4 survive until the (top) ESD diode fails, and they have a 32% higher failure current than 
TRX1, as shown in Table 2.3. The failure point can be inferred from small RT and failure of all electrical 
parameters, as shown in Table 2.4.. Under ND-mode VF-TLP stress, the AABC-protected TRX3 
improves Ifail by 28% and 19% relative to TRX1 and TRX2, respectively. These results verify that the 
concept of AABC works, which protects regardless of the stress polarities. As shown in Table 2.5., TRX1 
to TRX3 fail due to gate-oxide breakdown in the receiver PMOS, while failure in TRX4 is caused by the 
bottom diode with RB = 400Ω. 
Table 2.3.  Summary of failure current under TLP and VF-TLP stresses. 
  
TRX split
Mode
TRX1
(prim)
TRX2
([6])
TRX3
(AABC)
TRX4
(prim+2nd)
100ns
TLP
PS mode 3.71 A 3.60 A 3.70 A 3.70 A
ND mode 3.36 A 3.37 A 3.37 A 3.37 A
5ns
VF-TLP
PS mode 9.26 A 12.17 A 12.18 A 12.24 A
ND mode 6.87 A 7.39 A 8.76 A 9.14 A
18 
 
Table 2.4.  Failure analysis after PS-mode VF-TLP. 
  
Table 2.5.  Failure analysis after ND-mode VF-TLP. 
  
 
Figure 2.12.  RX eye diagrams for TRX1: (a) before the PS-mode VF-TLP stress, and (b) after the PS-
mode VF-TLP. 
TRX
Items
TRX1
(prim)
TRX2
([6])
TRX3
(AABC)
TRX4
(prim+2nd)
Failed items
•RX funct. •Leakage
•Elec. par.
•RX funct.
•Leakage
•Elec. par.
•RX funct.
•Leakage
•Elec. par.
•RX funct.
Shunt
Resistor
RT
RB
infinity
infinity
228 Ω
626 Ω
125 Ω
infinity
167 Ω
infinity
Failure point RX(NMOS) top diodeRX(NMOS) top diode top diode
TRX
Items
TRX1
(prim)
TRX2
([6])
TRX3
(AABC)
TRX4
(prim+2nd)
Failed items
•RX funct. •RX funct. •RX funct. •Leakage
•Elec. par.
•RX funct.
Shunt
Resistor
RT
RB
infinity
infinity
infinity
infinity
infinity
infinity
infinity
400 Ω
Failure point RX(PMOS) RX(PMOS) RX(PMOS) bottomdiode
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2.7.2  HBM and FICDM results 
HBM and field-induced CDM (FICDM) [16] tests are performed and summarized in Table 2.6.. 
HBM levels exceed 4 kV (HBM tester limit) at both positive and negative zaps for all transceivers, as 
expected from the TLP results (Table 2.3). Clearly, HBM protection of 130-nm CMOS technology does 
not present a special challenge, as was also shown in Figure 2.2. 
Due to a limited number of samples and limited time on the FICDM tester, only negative CDM 
stress could be applied. Three chips were tested using 250 V steps. The ESD current direction of negative 
CDM is similar to that of PS-mode VF-TLP [21]. As shown in Table 2.6., TRX2 and TRX3 have a 
1000V CDM failure level, which is 33% larger than that of TRX1; this is consistent with the PS-mode 
VF-TLP results. AABC is thus proven to enhance CDM reliability. Failure analysis results for negative 
CDM are summarized in Table 2.7.. During CDM test, only electrical parameters are measured because 
of a limited access to the required test equipments at the ESD laboratory. However failure point can be 
inferred from the failed electrical characteristics. For example, after each CDM stress, common-mode 
voltages at RX-mode were measured. Near CDM failure voltage, RX common-mode level had been 
decreased from its nominal level (~780 mV). This fact implies that the NMOS gate leakage to GND 
lowered RX common-mode level. From these observations, TRX1-3 show receiver NMOS failure. 
Different from PS-mode VF-TLP (Table 2.4.), no ESD diode failure is observed during negative CDM. 
This discrepancy may come from the quality of the probes used in the two ESD test environments. In 
FICDM tester, discharge is performed through a pogo pin which can support a short rise-time less than 
400 ps (typically, ~200 ps) [16], [22]. However, on-package VF-TLP test setup uses a single-ended probe 
with a poor ground return path, because the fine-pitch (~150 μm) coplanar waveguide RF probes, which 
are commonly used in on-wafer VF-TLP, cannot fit to the wide pin pitch (~0.5 mm) of the QFN package. 
This band-limited probe setup in VF-TLP leads to attenuated voltage overshoot compared to FICDM 
tester, which results in retarded gate-oxide breakdown (or, relatively earlier diode failure) in VF-TLP 
results.  
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TRX4 survives 1500 V CDM. The superior CDM performance of TRX4 was not predicted by the 
VF-TLP results because of early failure in ESD diode. It is also attributed to the shorter rise-time of the 
CDM pulse [22] as explained before. The rapid discharge causes transient voltage overshoot in the ESD 
diode (forward recovery) and the secondary protection responds even more quickly than AABC. 
For all VF-TLP and CDM stresses, AABC enhances the protection level relative to that obtained 
using primary ESD protection, but it does not provide better reliability than secondary ESD protection. 
However, in applications which do not permit secondary protection, such as RF or very high-speed 
SerDes [3], AABC would be advantageous. 
Table 2.6.  Summary of HBM and CDM results. 
  
Table 2.7.  Failure analysis after negative CDM. 
  
2.8 Effectiveness of AABC 
2.8.1  Revisiting ESD target levels 
From the measurement results in the previous sections, the AABC technique is verified to guarantee 
better ESD reliability. In this section, the effectiveness of ESD resiliency by AABC will be investigated 
in the context of ESD target level study, which was conducted in Section 2.1 (Figure 2.2). With AABC, 
TRX split
Model
TRX1
(prim)
TRX2
([6])
TRX3
(AABC)
TRX4
(prim+2nd)
Positive HBM > 4 kV
Negative HBM < −4 kV
Negative CDM −750 V −1000 V −1000 V < −1500 V
TRX
Items
TRX1
(prim)
TRX2
([6])
TRX3
(AABC)
TRX4
(prim+2nd)
Failed items •Elec. par. •Elec. par. •Elec. par. -
Failure point RX(NMOS) RX(NMOS) RX(NMOS) -
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drain-source overstress (VDS,peak), mostly related to HBM performance, can be determined as follows in 
case of two-transistor-stacked drivers (refer to Figure 2.5(a)): 
 , , ,max( ,  ).DS peak th n PAD th nV VDD V V VDD V     (2.2) 
The induced VDD during ESD can be calculated as follows, where all parameter definitions are same as 
those in (2.1):  
   , .ESD clp bus clp onVDD I R R V    (2.3) 
The gate-oxide overstress, which is generally related to CDM reliability, can be assumed as 30% 
reduction by the aid of the AABC scheme, according to the measurement results. For this statement, it is 
further assumed that the gate-oxide breakdown mostly occurs between the gate and the source of the input 
transistors, which is simply a function of VPAD. Thus peak gate-oxide voltage (Vox,peak) can be calculated 
as follows with AABC: 
 , 0.7 .ox peak PADV V   (2.4) 
The two expressions in (2.2) and (2.4) signify the actual voltage stresses at the drain-to-source and the 
gate-oxide of the vulnerable transistors, respectively; they are overlapped with the previous I-V curves in 
Figure 2.2, to show the effectiveness of the AABC scheme as given in Figure 2.13. The simulation 
parameters are exactly same as those in Figure 2.2. The additional dashed lines in Figure 2.13 represent I-
V curves of the I/Os assisted by AABC. In HBM case (Figure 2.13(a)), both 5-Gb/s and 20-Gb/s I/Os can 
pass 1-kV HBM target with enough margin on both 130-nm and 45-nm process technologies. For CDM 
in Figure 2.13(b), the voltage margin for 5 Gb/s on 45-nm process is significantly improved, while 20-
Gb/s link still cannot satisfy 250-V CDM target. The achievable CDM level for 20-Gb/s links on 45-nm 
process nodes is expected to be 125 V with the AABC technique. 
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Figure 2.13.  ESD current vs. peak PAD voltage for (a) HBM and (b) CDM. The solid lines show I-V 
characteristics without AABC (same as Figure 2.2), and the dashed-lines depict modified I-V 
characteristics by the aid of AABC. Peak PAD voltage, VPAD in a given IESD is reduced for both HBM and 
CDM with the AABC technique to guarantee more ESD margins. 
2.8.2  Dual-diodes resizing 
From the results in the previous sections, it is expected that the primary ESD diode size can be 
reduced by the benefit of the improved CDM reliability, based on the simple assumptions that the gate-
oxide breakdown is only caused by the VGS overstress of transistors and ESD failure always occurs from 
the transistors, not from the other ESD devices. The induced PAD voltage, VPAD, is composed by voltage 
drop at dual-diodes (Vd-d) and the other terms (Vo); Vd-d relates only to the series resistance portion which 
is inversely proportional to the diode perimeter, and the constant term (diode turn-on voltage, Vdio,on) is 
included in Vo. If contribution of dual-diodes on VPAD is α ( 0 1   ), VPAD can be expressed as follows: 
  1 .PAD d d o PAD PADV V V V V       (2.5) 
For the AABC scheme with a CDM level improvement by β (e.g., β = 0.3 for 30% CDM improvement), 
the allowable VPAD (
'
PADV  ) can be effectively increased: 
  ' 1 .PAD PADV V    (2.6) 
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If the size of dual-diodes is reduced by γ, the voltage drop at dual-diodes becomes Vd-d/(1-γ), and 
'
PADV  
can be expressed using the terms in (2.5) as follows: 
  ' 1 1 .
1 1
d d
PAD O PAD PAD
V
V V V V 
 
    
 
 (2.7) 
Equating (2.6) and (2.7), the dual-diode reduction factor, γ can be calculated as follows: 
 .


 


 (2.8) 
For β = 0.3 from the results in Table 2.6., the dual-diode size can be reduced by the curve shown in Figure 
2.14(a). For example, if dual-diodes contributes to one-half of VPAD (α = 0.5), the dual-diode size can be 
reduced by 35% (γ = 0.35), and when α becomes smaller, γ increases. Figure 2.14(b) gives the contour 
plot by varying both α and β; the color bar in the right-hand side shows the γ values. Evidently, as α 
becomes smaller and β becomes larger, the dual-diode size can be reduced significantly. However, this 
analysis is an extremely simple case which ignores ESD failure at ESD protection devices. In reality, 
significantly reduced diode size can lead to earlier ESD failure than the transistors. Thus, the upper limit 
of dual-diode size reduction should also be determined considering the failure current of dual-diodes. 
 
Figure 2.14.  (a) Dual-diode size reduction (γ) with respect to the VPAD contribution on dual-diodes (α), 
for 30% CDM improvement by AABC (β = 0.3). (b) The amount of dual-diode size reduction with 
different α and β. 
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2.8.3  Possible applications 
The AABC techniques can be most effective for the transceiver circuits composed of stacked 
transistors. AABC cannot be applied for the transceivers with only a single transistor at each pull-up and 
pull-down network (e.g., a simple inverter composed of a PMOS and an NMOS). Even in the transceivers 
with stacked transistors, the benefit of AABC for the analog-like circuits will not be substantial compared 
to when AABC is used in the digital-style circuits where the gates of the transistors can be stuck to one of 
the power rails. Figure 2.15 is an example of a practical differential amplifier with the enable switches to 
support stand-by mode. The tail current transistor (MN3) and current mirror circuitry (MN4, MP1 and 
MP2) are shown, with the enable switches, MX1-5, which are controlled by the complementary signals, 
“EN” and “ENB.” During ESD, the AABC circuit forces ENB to VDD and EN to GND to pull the node 
V1 down to ground. However, even in the worst case, it is unlikely that the node V1 is stuck to VDD in 
this analog amplifier. 
If a receiver is designed by only NMOS transistors, which is very typical for multi-gigabit receiver 
front-end circuits, the direction detection in AABC is not required. However, transmitters, especially for 
very high-speed serial links, are usually designed by voltage-mode push-pull drivers with CMOS 
transistors as shown in Figure 2.4. In this case, the direction detector in AABC is mandatory to protect 
both PMOS and NMOS transistors. 
 
Figure 2.15.  Schematic of a practical differential amplifier with enable transistors. 
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2.9 Summary 
A novel, ESD polarity-aware protection technique, called Adaptive Active Bias Conditioning (or 
AABC), enhances the immunity of I/O circuits to voltage overstress. AABC was implemented and 
verified in a 130-nm CMOS process, where it was found to enhance the resilience of I/Os to VF-TLP and 
CDM stresses by 30%, relative to the case of primary ESD protection. With AABC, the transceiver front-
end area increases by only 10% and signal integrity is unaffected. For ESD failure analysis, the power-on 
I-V curve measurement is proposed and applied to indicate exact failure points, without resorting to visual 
inspection. 
High data-rate applications, e.g. over 20 Gb/s, require one to use both an advanced CMOS process 
and fairly small primary protection devices to achieve the necessary I/O bandwidth. In advanced process 
nodes, such as 65-nm and beyond, the transistor failure currents and gate-oxide breakdown voltages are 
reduced relative to 130-nm CMOS [23], and techniques such as AABC will be required to meet ESD 
targets. The need will be manifest first for CDM ESD but eventually for HBM, too, unless the targets are 
lowered below 1kV (refer to Figure 2.2). 
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Chapter 3. T-Coil Network for I/O Bandwidth Extension 
This chapter presents a T-coil network, which utilizes inductive peaking for bandwidth extension, 
especially by canceling ESD device capacitance at I/O pads. The properties of different T-coil structures 
will be discussed. A potential ESD hazard of T-coils will be studied, and a new T-coil scheme to achieve 
both high bandwidth and ESD reliability will be proposed. To compare performance in the context of 
practical I/O circuits, 25-Gb/s wireline receiver is implemented. 
3.1 Motivation 
Speed limitation of amplifier circuits predominantly comes from the amount of capacitive loading in 
comparison with transistor’s driving capability, especially in high-speed I/Os. In order to overcome 
bandwidth limitation of circuits, various bandwidth extension techniques are proposed. One of the viable 
techniques is “inductive peaking” [24] which utilizes moderately damped resonance (peaking) between 
inductors and load capacitors. The inductive peaking is a relatively old technique which has been used for 
several tens of years in high-speed circuits (e.g., oscilloscope circuitry) [25] with discrete inductors. 
However, by virtue of the practical implementation of planar spiral inductors in CMOS technologies, 
these techniques are intensively used in high-speed transceiver ICs nowadays [26], [27], [28], [29], [30], 
[31]. Four basic inductive peaking schemes are illustrated in Figure 3.1 [25], according to the relative 
position of inductors to load capacitors. The efficiency of bandwidth extension from these schemes 
depends on the ratio between self-capacitance (mostly, drain capacitance of a transistor, Cd) and load 
capacitance (CL). Among the four techniques in Figure 3.1, bridged “T-coil” in Figure 3.1(d) shows the 
best bandwidth extension—ideally, 2.72× in a maximally-flat group-delay condition, compared to an 
uncompensated RC network [31]. T-coil networks also have different variations according to load and 
driver/receiver positions. More detailed discussion on the various T-coil schemes will be given in Section 
3.2. 
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Figure 3.1.  Various inductive peaking schemes: (a) shunt peaking, (b) series peaking, (c) shunt-and-series 
peaking, and (d) bridged T-coil network. 
3.2 T-Coil Techniques 
Figure 3.2(a) shows an equivalent circuit of a T-coil. The T-coil is a 3-port transformer, in which the 
primary (L1) and secondary (L2) windings of a transformer share a common node (P3). Usually, the 
required magnetic coupling factor (k) between the primary and secondary inductors is in a moderate range: 
around 0.5 for maximally flat group delay [25], [31], which can be easily obtained in silicon spiral 
transformers. As shown in Figure 3.2(b), T-coil can be implemented by a center-tapped spiral inductor to 
utilize lateral coupling for the required coupling factor. As the magnetic fields generated from L1 and L2 
are in the same direction (i.e., both in out-of-page directions, as shown in Figure 3.2(b)), the dot positions 
of L1 and L2 should be matched with the current flow (from P1 to P2 via P3) as shown in Figure 3.2(a), 
according to the dot convention in a transformer [32]. The bridging capacitor (CB) is an inherent capacitor 
in a spiral inductor, but for the better bandwidth, an additional capacitor can be placed between P1 and P2. 
(a) (b)
(c) (d)
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Cd Cd
IN
CL
RL
OUT
Cd
IN
OUT
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RL
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The T-coil has four design parameters: the primary and secondary inductance (L1 and L2), coupling factor 
(k), and bridging capacitor (CB). 
 
Figure 3.2.  T-coil structure: (a) equivalent circuit and (b) layout with an on-chip spiral inductor. Two 
inductors, L1 and L2, are magnetically coupled, as shown in the dot direction with a coupling factor, k. 
The bridging capacitor CB represents an intrinsic parasitic capacitance, or intentionally added one. 
From the recent researches, T-coils are adopted in the wireline and wireless transceiver circuits to 
nullify parasitic capacitance at an I/O pad, which is mainly contributed by the ESD protection circuit; it 
achieves broadband impedance matching and bandwidth extension [29], [30], [31], [33]. Figure 3.3 shows 
one of the examples of high-speed transceivers assisted by the T-coil. Typically P3 node is connected to a 
huge load capacitance such as ESD devices (dual-diodes DP and DN in Figure 3.3), and a termination 
resistor (RT) is located at P2 node during normal operation but can be disabled when the I/O circuit is not 
in use. Improved impedance matching (or bandwidth extension) from T-coils can be explained by a 
transmission line analogy as shown in Figure 3.4 [34]. Magnetically coupled L1 and L2 are decoupled 
using mutual inductance, M, according to the dot convention [32], as shown in Figure 3.4; M is expressed 
as 1 2M k L L . The parasitic capacitance at P3 from ESD diodes and circuits is lumped into CESD. To 
achieve perfect impedance matching, the T-coil parameters can be chosen to satisfy (3.1) to form an 
artificial transmission line with characteristic impedance, Z0 (ignoring CB for simplicity): 
k
L1 L2
CB
P1 P2
P3
(a) (b)
L1 L2
P1 P2
P3
: direction of magnetic 
field (coming out of 
the paper)
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 1 20
2
,T
ESD
L L M
Z R
C
 
   (3.1) 
where RT is a termination resistor, which will be located at P2. Thus, when (3.1) is satisfied, the incoming 
signal can pass through this T-coil network without any reflection, and CESD can be completely hidden 
from the signal path. 
 
Figure 3.3.  Example of a T-coil-assisted high-speed transceiver. 
 
Figure 3.4.  Transmission line analogy of T-coil network: (a) equivalent circuit of T-coil with decoupled 
inductors, and (b) transmission line with a characteristic impedance of Z0. 
T-coils can be categorized into two ways, as shown in Figure 3.5, depending on the placement of the 
termination resistor relative to the transceiver circuit. In a conventional T-coil structure, denoted as T-
coil1 [25], [29], [31], the termination resistance RT and the receiver circuit or, more generally, the 
transceiver (TRX) are placed at different ports, as illustrated in Figure 3.5(a). The two versions of T-coil1 
shown in the figure are equivalent, according to the reciprocity theorem [35]. In Figure 3.5(b), the TRX 
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and RT are instead both placed at the same port; this structure is denoted as T-coil2 and was used in [30], 
[33]. Theoretically, T-coil2 is an all-pass system, which has a flat magnitude response in frequency 
domain [36], if the parasitic capacitance from the TRX is zero. However, some parasitic capacitance from 
the TRX can provide band-limitation and ripples on the pass-band in T-coil2, which needs careful 
parameter optimization. These two T-coil structures have different performance in terms of impedance 
matching and bandwidth extension, and should be selected according to the application requirement. 
 
Figure 3.5.  Various T-coil configurations. (a) T-coil1: circuit (TRX) and termination resistor (RT) are at 
different ports, and (b) T-coil2: TRX and RT are at the same port. Parasitic capacitance of primary ESD 
device is shown as CESD. 
3.2.1  T-coil1 structure 
The transfer function of the “bridged” T-coil1 structure in Figure 3.6 can be calculated by 
decoupling the two inductors, and then applying Y-Δ transform [37], [38]. Transimpedance is calculated 
for the input current (Ii) to the output voltage (Vo). The original transfer function has four poles and two 
zeros, but by pole-zero cancellation, the equation can be re-organized as shown in (3.2) [37], 
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(3.2) 
The conditions for pole-zero cancellation is as follows (assuming symmetric T-coils, with L1 = L2) [37]: 
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 (3.3) 
where   is a damping factor of the network. Four T-coil design parameters can be selected as given in 
(3.3), and dynamic response of the T-coil network can be determined by selecting proper  . For example, 
for the uniform group delay, 3 2   (i.e., k = 0.5) can be chosen, and 1 2   (i.e., k = 1/3) leads to 
the maximally flat amplitude [25]. 
In case of the “unbridged” version of T-coil1 with CB = 0, the transfer function can be expressed as 
follows: 
 T-coil1,unbr 2 22
1
.
1
1
2 1
T
ESD T
ESD T
Z R
C R
s sC R
k

    
 
 
(3.4) 
Comparing bandwidth between the bridged and unbridged versions of T-coil1, the bridged T-coil1 has a 
larger bandwidth. 
 
Figure 3.6.  Equivalent circuit of the bridged T-coil1. The capacitance CIN stands for the parasitic input 
capacitance of transceiver circuits. 
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3.2.2  T-coil2 structure 
Figure 3.7 illustrates the bridged T-coil2 structure, and the transfer function is calculated with the 
same way used in Section 3.2.1: 
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 (3.6) 
The transfer function has four zeros and five poles, and unfortunately pole-zero cancellation is not 
possible, thus the T-coil design parameters should be first calculated from (3.3) to get the starting points 
of the design, and then minor tuning is needed to optimize the circuit performance. 
The transfer function of the unbridged T-coil2 is calculated as follows: 
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 (3.7) 
The zero locations of (3.5) and (3.7) are in the right-half plane (RHP); both are nonminimum-phase 
systems [39], which have initial undershoot and several ripples during signal transition in a step response. 
However, the unbridged T-coil2, (3.7) has only two RHP zeros, less than those of (3.5), which is expected 
to have better frequency- and time-domain responses, because more RHP zeroes cause phase distortion 
and ripples on the pulse transient. The AC magnitude and phase responses with various CB are simulated 
and plotted in Figure 3.8. The simulation parameters are as follows; L1 = L2 = 200 pH, k = 0.5, CESD = 
200 fF, CIN = 30 fF, RT = 50 Ω and CB is a variable. Here, CIN is only 30 fF, assuming receiver input 
capacitance. However, larger CIN from transmitters can also be compensated by T-coils; CIN of 600 fF 
was compensated by the T-coil2 structure in [30] for the source-series-terminated transmitters. As a 
baseline, “no T-coil” network is also simulated, which is composed of a termination resistor RT and the 
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parasitic capacitors CESD and CIN; all frequencies are normalized to the 3-dB roll-off frequency of the no 
T-coil case. As shown in Figure 3.8(a), when CB decreases, the ripples in the AC magnitude is reduced, 
and a larger 3-dB bandwidth is achieved. For CB = 0 fF (unbridged T-coil2), the 3-dB bandwidth is lower 
than that of the case with CB = 10fF, but it guarantees better phase response as shown in Figure 3.8(b). 
Therefore, in T-coil2 case, the unbridged structure (or, minimal CB) will be a better choice. 
 
Figure 3.7.  Equivalent circuit of the bridged T-coil2 for transfer function calculation. 
 
Figure 3.8.  Comparison of magnitude and phase responses for various bridging capacitors (CB) of the T-
coil2 structure. (a) magnitude response, and (b) phase response. All frequencies are normalized to the 3-
dB bandwidth of the no T-coil case. 
3.2.3  Performance comparison 
Using simulation, the two T-coil configurations are evaluated in terms of two performance metrics—
bandwidth and impedance matching. The first is the 3-dB bandwidth as measured by the transimpedance 
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gain, and the latter is characterized in terms of return loss, S11. Taking CESD = 200 fF, CIN = 30 fF and RT 
= 50 Ω, each T-coil is designed to have the maximum bandwidth. The corresponding parameter values are 
L1 = L2 = 200 pH with a series resistance of 2 Ω, and k = 0.5. The bridging capacitor CB is 20 fF for T-
coil1 and 0 fF for T-coil2. The simulation is performed with the equivalent circuits for T-coil1 (Figure 
3.6), and T-coil2 (Figure 3.7). For benchmarking purposes, the front-end of a receiver without a T-coil 
(“No T-coil”) is also simulated. The results are plotted in Figure 3.9 in a normalized frequency to the 3-
dB bandwidth of the “no T-coil” receiver. From Figure 3.9(a), it is observed that T-coil2 provides more 
bandwidth extension than T-coil1; T-coil2 extends bandwidth by 5.1×, while T-coil1 provides only 2.8× 
bandwidth extension, which is, in fact, its theoretical limit [25], [31]. However, as seen in Figure 3.9(b), 
the S11 of T-coil1 remains below the −10dB guideline over a wider frequency range than does that of T-
coil2. This is not surprising; as shown in Figure 3.7, the parasitic capacitance of the TRX, CIN, appears in 
parallel with RT and results in degraded impedance matching. The S11 for those three circuits are plotted 
in the Smith chart as shown in Figure 3.10, with a frequency span from 1 GHz to 100 GHz. The trajectory 
of T-coil1 is always concentrated around the center of the circle (perfect matching point), and no T-coil 
shows the worst trajectory which moves from the center to the leftmost point (“short” point), as the 
frequency increases. 
Therefore, the selection of a T-coil configuration should be made based on the target application. In 
the case of broadband wireline I/Os (e.g. backplane transceivers), maintaining a flat gain response up to at 
least one-half baud-rate is relatively more important than impedance matching, because a frequency-
dependent gain will increase the intersymbol interference (ISI), which is a major concern for wireline 
communication links. Thus, the T-coil2 topology is better suited for wireline transceivers. 
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Figure 3.9.  Performance comparison between T-coil1 and T-coil2 structures: (a) bandwidth from the 
normalized transimpedance gain, and (b) impedance matching (S11). As a baseline, the characteristics of 
an input without a T-coil is also plotted. All frequencies are normalized to the no T-coil case. 
 
Figure 3.10.  Simulated S11 on the Smith chart. The frequency span is from 1 GHz to 100 GHz. 
3.3 CDM Hazard in T-Coil 
T-coil2 has been reported to reduce CDM robustness in 90-nm CMOS process [40]. In [40], an 
equivalent CDM level is evaluated using a 2 ns VF-TLP pulse, and 3.8 A failure current was measured, 
which is roughly equivalent to 300 V CDM according to [40]. In a 90-nm CMOS process, the required 
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CDM level is 500 V [3], which manifests that T-coil2 may have a potential CDM hazard. The source of 
the problem must be identified and then mitigated by design. 
Very-fast TLP (VF-TLP) is often used to assess CDM reliability. Of course, VF-TLP is a two-pin 
test [20], while CDM is a one-pin discharge [16]; thus the current flow and voltage build-up during the 
two tests cannot be exactly the same. However, large voltage transients during VF-TLP are indicative that 
excessive over-voltage stress may arise during CDM. Since the CDM current and the induced stress are 
determined by the IC package size, VF-TLP is better suited to a study of the intrinsic robustness of an I/O 
circuit. In order to study the CDM reliability in a receiver which uses T-coil2, a VF-TLP current pulse is 
applied at the input pad in simulation as shown in Figure 3.11. The pulse width (tw) is 1 ns, the rise time 
(tr) is 100 ps, and the current (Ipeak) is 5 A. The current pulse amplitude was selected to be similar to the 
peak current obtained during 250 V CDM testing of an IC in a 1000 mm2 BGA package [3]. Two cases 
are simulated: positive I/O pad stress with respect to VSS (PS mode), and negative I/O pad stress with 
respect to VDD (ND mode). The T-coil parameters and parasitics are the same as in Section 3.2.3. 
 
Figure 3.11.  PS-mode VF-TLP simulation setup in a typical wireline receiver with a T-coil and an ESD 
protection network based on dual-diodes and rail clamps. In case of ND mode, reference node can be 
connected to VDD, with inverse current pulse polarity at PAD. 
PS-mode VF-TLP waveforms are plotted at P1 (PAD), P3 (dual-diodes), and P2 (receiver) nodes, as 
shown in Figure 3.12. At P1, voltage overshoot occurs at the beginning of the incoming current pulse, and 
voltage undershoot is observed at the end of the current pulse. P2 node does not have any voltage peaking, 
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while P3 shows voltage peaks with opposite direction to those of P1. Voltage overshoot at P2 shown in 
Figure 3.12(c) can potentially compromise CDM reliability by causing gate-oxide breakdown at the 
receiver input transistors. 
 
Figure 3.12.  Voltage waveforms at (a) P1, (b) P3, and (c) P2, for PS-mode VF-TLP. 
In order to further investigate this phenomenon, waveforms at the receiver input node (P2) are 
plotted with different coupling factors (k) and input current directions, as shown in Figure 3.13 and 
Figure 3.14. Figure 3.13 provides the waveforms for PS-mode VF-TLP and Figure 3.14 are for ND-mode; 
the parameter k is also varied in the simulations, as specified in the figure caption. Figure 3.13(a) is 
specific to the case of PS-mode VF-TLP and a positive magnetic coupling factor k, which is identical to 
Figure 3.12(c). For k = 0 (Figure 3.13(b) and Figure 3.14(b)), no voltage peaks are observed. Negative k 
(k = −0.5 in Figure 3.13(c) and Figure 3.14(c)) and positive k (k = 0.5 in Figure 3.13(a) and Figure 
3.14(a)) produce opposite voltage peaking. Moreover, the waveforms in Figure 3.13 are identical to those 
in Figure 3.14, if flipped over the horizontal axis. These observations imply that magnetic coupling 
between the primary winding (L1) and the secondary (L2) induces voltage peaking at the secondary 
winding’s output, with the peak being dependent on the amplitude and polarity of both the magnetic 
coupling factor and the input current pulse. Indeed, this is the expected behavior of a transformer, as will 
be demonstrated next. 
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Figure 3.13.  Voltage waveforms at P2 (receiver input) for PS-mode VF-TLP: (a) k = 0.5, (b) k = 0, and 
(c) k = −0.5. 
 
Figure 3.14.  Voltage waveforms at P2 (receiver input) for ND-mode VF-TLP: (a) k = 0.5, (b) k = 0, and 
(c) k = −0.5. 
Equivalent circuit of T-coil during ESD is redrawn in Figure 3.15. At normal operation, dual-diodes 
are turned off, thus P3 is in high impedance, whereas during ESD one of dual-diodes turns on to make P3 
node low impedance (see the ground symbol at P3 in Figure 3.15(b)). The VF-TLP current pulse can be 
decomposed into an AC current during the pulse transition, and a quasi-static (DC) current at the pulse 
plateau. In a transformer, the voltage at the secondary side is induced only by a changing magnetic field, 
which is generated by AC current. The induced AC voltages at node P1 (V1) and node P2 (V2) are 
functions of the independent AC currents into L1 (I1) and L2 (I2). The relation can be expressed as 
follows in a matrix form: 
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In (3.8), M12 and M21 are mutual inductances; in a passive transformer, these are given by 
 12 21 1 2 .M M k L L   (3.9) 
The preceding analysis assumes an ideal transformer without series resistance. During an ESD event, 
independent AC current I2 is 0, because the ESD current is injected only at the primary side, i.e., I1. 
Solving (3.8) with I2 = 0 and then taking the inverse Laplace transform, the AC voltage at P2 ( 2 ( )v t ) is 
found to be 
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    ( ) .
I
di t
sM I v t MV
dt
      (3.10) 
The negative sign on the right-hand side of (3.10) is consistent with the simulation results. For example, 
see the dashed circles in Figure 3.12(c): for a positive k, i.e., positive M21, undershoot occurs at the rising 
input edge ( 1( ) /di t dt  > 0) and overshoot occurs at the falling edge ( 1( ) /di t dt  < 0). 
Figure 3.16 illustrates current flow during PS-mode ESD, and the corresponding voltages induced by 
magnetic coupling, assuming k > 0. Quasi-static current flows from PAD to the top diode DP via L1. AC 
current flows from L1 to L2 and the polarity of the induced voltage is marked in Figure 3.16(a) using + 
and – signs. Superimposing the AC voltage (VAC,P2) waveform on the quasi-static voltage (VQS,P2) yields 
the composite voltage waveform shown in Figure 3.16(b), which is very similar to that in Figure 3.12(c) 
(or Figure 3.13(a)). 
From (3.10), it may be concluded that in order to reduce the peak voltage overshoot, the mutual 
inductance (M21) must be reduced, because 1( ) /di t dt  has a fixed value for a given CDM event. Usually in 
a passive transformer, the mutual inductance is not tunable, because it is determined by geometry of the 
transformer. However, in this dissertation, a new mutual inductance tuning technique for an on-chip 
passive transformer is proposed. 
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Figure 3.15.  T-coil equivalent circuit for transformer equation during ESD. 
 
Figure 3.16.  Illustration of current flow and induced voltage at T-coil during PS-mode ESD. Unnecessary 
components such as the bottom diode (DN) and termination resistor (RT) are not shown for simplicity. (a) 
Quasi-static current and AC current, and (b) composite ESD-induced voltage at the receiver input (VP2) 
which is composed of quasi-static voltage (VQS,P2) and peak AC voltage (VAC,P2). 
3.4 CDM-Reliable T-Coil 
3.4.1  Inductance-halving 
To reduce the likelihood of receiver gate dielectric breakdown during CDM, the T-coil’s mutual 
inductance should be reduced during the ESD event. Mutual inductance reduction can be accomplished 
by self-inductance or coupling factor reduction. Self-inductance tuning was used previously in LC-tuned 
voltage-controlled oscillators (VCO), where it can increase the frequency tuning range [41], [42]. Direct 
inductor switching was introduced in [41]; it provides a wide inductance tuning range by short-circuiting 
intermediate nodes of a spiral inductor through switches, although the parasitic capacitance from the 
switches would be a concern for a T-coil application. This dissertation uses direct inductor switching; 
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here, the switches are actuated by an electrostatic discharge, and the switches are designed to minimize 
bandwidth degradation. For completeness, it is noted that in [42], inductance is tuned by turning on extra 
coupling inductors to change the magnetic coupling between main and extra inductors. However, the 
achievable inductance tuning range is limited by a bandwidth performance. This will be more discussed in 
Section 3.4.4. 
Therefore, the “inductance-halving” T-coil is proposed to utilize direct switching, as conceptually 
illustrated in Figure 3.17. During ESD, it reduces the self-inductance on the primary and secondary sides 
by partially short-circuiting L1 and L2 with the switches S1 and S2. Furthermore, it decreases the coupling 
factor k during ESD by increasing the physical separation between the residual L1 and L2. Both of these 
effects serve to reduce the mutual inductance, as indicated by (3.9). The best self-inductance reduction 
may be achieved by connecting S1 between P1 and P3, which may lead to “inductance-zeroing”. 
However, the increased parasitic capacitance on P1 by the S1 switch will limit bandwidth of the T-coil 
network because the parasitic capacitance on P1 cannot be canceled by T-coils. Moreover, a huge voltage 
drop between P1 and P3 during ESD may break S1 if the switch device is not properly designed; larger 
S1 will be needed, which can further decrease bandwidth of T-coils. 
 
Figure 3.17.  The concept of inductance-halving T-coil. Two switches (S1 and S2) turn on during ESD to 
short out part of the inductors on the primary and secondary sides to reduce mutual inductance. RT is not 
shown because it is enabled only during normal operation, and has no effect during power-off ESD. 
The actual implementation of the T-coil with inductance halving is shown in Figure 3.18. In the 
figure, intermediate points of the primary inductor (L11+L12) and the secondary inductor (L21+L22) are 
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marked as A and B, respectively. The ideal switches in Figure 3.17, S1 and S2, are replaced by a P+/N-
well diode (D1) and a PMOS switch (M1), respectively; these turn on only during an ESD event. S1 is 
implemented as a diode because it lies on the main ESD current path and must be able to handle a large 
current. S2 is implemented as a PMOS transistor because nodes B and P2 will be larger than VDD during 
PS-mode ESD. The circuit is designed specifically to mitigate voltage overshoot during PS-mode ESD, 
which is similar to negative CDM in regards to the polarity of the ESD current at the pin. High-speed 
receiver front-end amplifiers are generally designed with only NMOS transistors and resistive loads. The 
PAD-to-VSS potential difference during PS-mode ESD is much higher than during ND-mode, thereby 
stressing the gate of the input NMOS more severely. During ND-mode ESD, the proposed circuit does 
not create more voltage stress than does the normal T-coil. 
During PS-mode ESD, the voltage at node A is sufficiently larger than at P3 and thus D1 turns on. 
M1 also turns on as it is triggered by the RC-timer-based trigger circuit shown in Figure 3.18(b). As noted 
earlier, turning on these switches reduces L1, L2 and k, all of which contribute to lowering the mutual 
inductance; refer to (3.9). 
The RC time-constant of the circuit in Figure 3.18(b) needs to only cover the short CDM time-scale 
(a few nano-seconds), so the RC timer layout size is small enough to be included in T-coil network. 
During PS-mode ESD, the voltage at node B can be larger than VDD; to bias the N-well of M1 properly, 
the N-well bias generator illustrated in Figure 3.18(c) is used to select the larger of VDD and VB. The 
resistor between VDD and the N-well, R2, sets VNW to VDD during normal operation and power-up; this 
resistor is made large (about 80kΩ in this design) so as not to interfere with M2’s operation during ESD. 
Figure 3.19 provides cross-sectional views of D1 and M1 with its N-well bias generator. 
The sizing of M1 and D1 involves a trade-off between voltage overshoot and bandwidth. A larger 
switch will more effectively reduce the mutual inductance, but it may restrict bandwidth by adding more 
parasitic capacitance. The optimal sizes are found with the aid of simulation; the full design space was 
explored by sweeping the sizes of D1 and M1 iteratively. All simulations are performed using a process 
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design kit (PDK) for a 65-nm CMOS technology. Figure 3.20 shows the simulated values of peak voltage 
and bandwidth when the size of D1 or M1 is varied, and the other is held near its optimal value. In Figure 
3.20(a), the D1 perimeter is varied while the width of M1 has a fixed value of 300 μm, and Figure 3.20(b) 
shows the results obtained when the M1 width is varied and the D1 perimeter is fixed at 25 μm. The M1 
channel length was set to the minimum value. Based on these results, D1 is sized at 25 μm perimeter, and 
M1 is sized at 300 μm width. 
 
Figure 3.18.  Schematic of the proposed T-coil with inductance-halving: (a) T-coil with a diode (D1) and 
a switch (M1), (b) trigger voltage generator, and (c) well-bias generator for M1. 
 
Figure 3.19.  Cross-sections of (a) P+/N-well diode (D1), and (b) PMOS switch (M1) and N-well bias 
generating transistor (M2). 
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Figure 3.20.  Simulated peak voltage (circle symbol) and bandwidth (square symbol) with respect to (a) 
D1 perimeter (M1 has a fixed width of 300 μm), and (b) M1 width (D1 perimeter is fixed at 25 μm). 
Figure 3.21 presents the simulated current waveforms in each component of the inductance-halving 
T-coil when the PAD pin is subjected to 5 A VF-TLP with 1 ns pulse width and 100 ps rise-time. In 
Figure 3.21(a), the ESD current in L11 is observed to branch out into D1 and L12, and the two branch 
currents merge back together in the primary ESD protection device DP. Over most of the pulse-width, the 
current through the 25 μm-perimeter D1 is 2.6 A. Based on information given in the PDK, the failure 
current (It2) of a 25 μm P+/NW diode is about 1.1 A when measured with 100ns TLP; for 1 ns VF-TLP, 
the It2 should be more than double, and thus a 5 A stress at the pin is expected to be sustainable. Figure 
3.21(b) and (c) show that only AC current flows through the secondary winding to the receiver. At the 
receiver (Figure 3.21(c)), the current is highly attenuated, which indicates that the voltage overshoot will 
be greatly mitigated. 
3.4.2  T-coil design and layout optimization 
The desired T-coil parameters are obtained using the optimization program in Advanced Design 
System (ADS) [43]. The ESD parasitic capacitance (CESD) to be compensated by the T-coil is 280 fF from 
the 300 μm dual-diodes in 65-nm CMOS PDK; each diode has a 300-μm perimeter. The termination 
resistance (RT) is 50 Ω, and input capacitance of the receiver (CIN) is 30 fF (see the equivalent circuit in 
Figure 3.7). 
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Figure 3.21.  Current waveforms for 5A VF-TLP pulse with tw = 1 ns and tr = 100 ps. (a) Currents on the 
primary side, (b) currents on the secondary side, (c) current entering the receiver. 
In this dissertation, an asymmetric T-coil is used, in which the primary and secondary inductances 
are different ( 1 2L L ) [24], [40]. The greater design freedom provided by an asymmetric T-coil makes it 
easier to optimize the AC gain response, i.e., adjust the pole and zero frequencies to minimize ripples in 
the passband and linearize the phase, as is needed to not exacerbate the ISI. The goals for the optimization 
by ADS are set up as sufficient bandwidth, the minimal peaking on the passband in the AC magnitude 
response, and fast transient response. By several iterations, the most optimal T-coil parameters are L1 = 
430 pH, L2 = 288 pH, k = 0.52, and CB = 5fF, which are summarized in Table 3.1. 
Table 3.1.  The desired T-coil parameters for compensating CESD = 280 fF and CIN = 30 fF. 
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From the target parameters of the base T-coil, the layout of the inductance-halving T-coil should be 
optimized using combined electromagnetic (EM) and circuit simulations to determine the proper spiral 
inductor geometry and tapping points (A and B). The design objectives are sufficient mutual inductance 
reduction during ESD, minimal bandwidth degradation during normal operation, convenient routing to 
the receiver circuit, and small area consumption. The T-coil is based on a center-tapped symmetric 
inductor in an octagonal shape with an 80 μm outer dimension (OD), 3 μm spiral width (W) and 2.4 μm 
turn-by-turn spacing (SP). The number of turns (N) and the center-tap point are modified, resulting in the 
asymmetric T-coil. To shield the on-chip spiral inductors from the lossy silicon substrate, a typical 
method is to use the “patterned ground shield” [44], which is a hatched shield pattern in lower-metal-
layers (usually in metal1 or gate-poly) with a perpendicular direction to the current flow of the main spiral 
inductor, to minimize eddy current generation [45] on the metal shield. With the patterned ground shield, 
the quality factor (Q-factor) of the spiral inductor can be improved, but with a cost of the reduced self-
resonant frequency (SRF) because of the increased vertical parasitic capacitance [44]. When a spiral 
inductor is used as a bandwidth extension purpose, extremely high Q-factor is not necessary. Hence, in 
this design, a “moat” layer [46] is instead placed under the inductor to increase the substrate resistance; 
even though this is a less effective shielding method than the patterned ground shield, this does not lower 
the SRF, which is critical for wideband operation. 
There are additional layout considerations when an on-chip inductor is incorporated into the on-chip 
protection network. The primary inductor is a conduit for ESD current. Failure may occur at metal layer 
transition points at an underpass [33], [47]. In the 65-nm CMOS process technology for this design, the 
top three metal layers (pad metal, metal7 and metal6) are used to form the T-coil. The primary inductor is 
laid out with only a top metal layer (metal7) and lower-metal underpass is avoided. Very thick pad metal 
and large pad-connecting vias are used to tap out ports on the primary side (P1 and A in Figure 3.18(a)). 
The resistance of the P3 tap should be minimized to avoid additional voltage build-up when the ESD 
current is shunted through DP, because this voltage will appear at the receiver input (P2) as an elevated 
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quasi-static voltage. The spiral inductor layout of Figure 3.22(b) was developed to reduce the resistance 
between the center-tap and P3. For comparative purposes, an ordinary spiral inductor directly generated 
from the PDK is shown in Figure 3.22(a); its winding direction from P1 to P3 spirals from the outside to 
the inside of the structure. For this layout, the parasitic resistance from the center-tap point (marked by a 
white circle) to node P3 will increase as the dimension of the spiral inductor increases. However, if the 
spiraling direction is reversed as shown in Figure 3.22(b) (an “inside-out” style), the distance from the 
center-tap to P3 is shortened, and the quasi-static voltage at the receiver input P2 will be reduced. Another 
benefit for the proposed inside-out layout is freedom to utilize higher-level metal routing. In the 
conventional inductor in Figure 3.22(a) (an “outside-in” style layout), P3 is laid out by only metal5. 
However, in the proposed layout in Figure 3.22(b), P3 is connected through metal6 and metal7 in parallel 
to further decrease the resistance of the P3 tap. From EM simulations, the tap resistance from the center-
tap to P3 of the proposed layout is only 0.195 Ω, which is 6× smaller than that of the original PDK 
inductor, 1.18 Ω. Figure 3.23 shows the 3 A VF-TLP waveforms at P2 with tw = 1 ns and tr = 100 ps 
from simulation. Evidently, the decreased tap resistance of the inside-out layout is effective to reduce the 
quasi-static voltage at P2 by 2.5 V, compared to the conventional outside-in layout. The calculation 
method of the tap-resistance is explained in Appendix B in more details. 
From these design considerations, the most optimal T-coils are designed and laid out, as shown in 
Figure 3.24(a) for the three-port normal T-coil, and Figure 3.24(b) for the five-port inductance-halving T-
coil. As P1 and P3 nodes will be connected to the bonding pad and dual-diodes in the chip exterior, 
intermediate point in the primary inductor (A) should also be pulled out to the same direction. Nodes in 
the secondary inductor, P2 and B, should be faced to the chip core. The dimension of the T-coil is also 
indicated in Figure 3.24(a): OD = 80 μm, W = 3 μm, SP = 2.4 μm, N1 = 2 1/8 turns and N2 = 1 3/8 turns; 
N1 and N2 are the number of turns for the primary and secondary side, respectively. Figure 3.25 shows the 
3D-rendered layout of the optimized inductance-halving T-coil. As seen in the figure, all ports including 
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additional tapping points (A and B) are located at the preferable positions for easier routing to the 
corresponding switch devices, D1 and M1. 
 
Figure 3.22.  Two types of the center-tapped spiral inductor layout: (a) a normal 4-turn inductor layout 
generated by PDK, and (b) a new “inside-out” layout, which reverses the spiraling direction to shorten the 
routing length of P3. 
 
Figure 3.23.  Simulated waveforms from the two different T-coil layout styles in Figure 3.22 for 3 A VF-
TLP with tw = 1 ns, tr = 100 ps. By the proposed inside-out layout, the quasi-static voltage level at P2 is 
decreased by 2.5 V. 
From this layout, multi-port S-parameters are extracted using EM simulations with Momentum [48], 
and then the T-coil parameters are calculated using the equations derived in Appendix B. The designed T-
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coil parameters are L1 = 449 pH, L2 = 320 pH, and k = 0.47 at 10 GHz, as plotted in Figure 3.26. No 
explicit bridging capacitor (CB) is added, but intrinsic parasitic capacitance is indeed included, as 
confirmed by the S-parameters obtained from EM simulations of the T-coil; CB is calculated as 11 fF 
from the SRF. The designed T-coil parameters are summarized in Table 3.2; the actual parameter values 
are very similar to the desired parameters as given in Table 3.1. 
  
Figure 3.24.  T-coil layout: (a) 3-port normal T-coil with geometry parameters (OD for the outer 
dimension, W for the width, SP for the turn-to-turn spacing, and N1 for the total number of turns of the 
primary side, and N2 for the turns of the secondary side), and (b) 5-port inductance-halving T-coil (yellow: 
pad metal, gray: 4× top metal, blue: 1× second top metal). Chip outer side is indicated as “I/O side”, 
where I/O pad cells with ESD devices are located, and “Core side” represents chip core area where 
receiver circuitry is located. 
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Figure 3.25.  3-D rendering of the proposed inductance-halving T-coil (yellow: pad metal, gray: 4× top 
metal, blue: 1× second top metal). 
 
Figure 3.26.  Simulation results for the T-coil of Figure 3.24(a). (a) Inductance of primary (L1) and 
secondary (L2) inductors, and (b) coupling factor. These are frequency-dependent parameters. 
Table 3.2.  The designed T-coil parameters, extracted from the layout in Figure 3.24(a). 
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The SRF is 45 GHz, which is sufficient for the target 25-Gb/s data-rate, but not over-specified. 
Usually, the required SRF should be much higher than the operating frequency, because the behaviors of 
inductors are degraded at much smaller frequency than the SRF [49]. If a higher data-rate were required, 
the SRF could be increased by changing the geometry of the spiral inductor, which usually tends to lower 
the inductance [49]. This lower inductance would decrease the ability of parasitic capacitance 
compensation by the T-coil, which may require size reduction of dual-diodes to maintain I/O bandwidth; 
it could compromise the ESD protection level. 
3.4.3  Secondary ESD protection 
Two-stage ESD protection using secondary ESD device is one of the conventional ways to protect 
input circuitry especially in CDM event, by clamping voltage overshoot [33]. Figure 3.27 shows a T-coil 
with a secondary ESD protection device, composed of a series resistor, Rser, and small dual-diodes (DP2 
and DN2) with a perimeter of Pdio. The secondary dual-diodes can be sized less than primary dual-diodes, 
to suppress voltage overshoot at the receiver less than the gate-oxide breakdown voltage. In this 
dissertation, the secondary protection devices are sized as follows: Rser = 50 Ω, and Pdio = 40 μm. The 
perimeter of 40 μm is the minimum dual-diode size guaranteed from the 65-nm PDK, and Rser is 
optimized considering peak voltage suppression and bandwidth reduction.  
 
Figure 3.27.  T-coil with a secondary ESD protection composed of a series resistance (Rser) and small 
dual-diodes (DT and DB). 
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3.4.4  Shadow inductor 
A third approach for voltage overshoot mitigation in T-coils is to maximize the eddy current effect 
for self-inductance reduction by utilizing a “shadow inductor.” This idea was motivated by the 
experiment results in [44] (see Figure 3.28), to study different shielding patterns for Q-factor 
improvement in the on-chip spiral inductors. In Figure 3.28, “SGS” means a solid ground shield, designed 
by solid metal planes underneath the spiral inductor. With an SGS, the inductance is reduced significantly, 
and the series resistance increases, as shown in Figure 3.28(a) and (b), respectively. This is because of the 
eddy current losses by SGS. Figure 3.29 illustrates the eddy current generation. When an AC current 
flows in a metal line, a time-varying magnetic field is generated. If a conductive plane is placed under the 
metal line, a current is induced by the time-varying magnetic field in the conducting plane. This induced 
current is called as the eddy current, which has an opposite direction to the original source current on the 
metal line. The eddy current generates a counter-magnetic field with the opposite direction to the original 
magnetic field, which decreases the magnetic field intensity. The adverse effect of the eddy current is to 
reduce inductance of the original metal line, because inductance is proportional to the magnetic field 
intensity; this effect already had been proved by the experiment results in Figure 3.28. 
 
Figure 3.28.  Spiral inductor measurement results with various shielding patterns from [44]. (a) Self-
inductance, and (b) series resistance of the spiral inductors (PGS: patterned ground shield, SGS: solid 
ground shield, NGS: no ground shield with different silicon substrate resistivity). 
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Figure 3.29.  Conceptual illustration for eddy current generation in the conductive plane [50]. 
This inductance reduction mechanism by the eddy current may be applied to mutual inductance 
reduction during ESD to reduce voltage peaking. Figure 3.30 illustrates the concept of inductance control 
using the “shadow inductor”. The shadow inductor loop (Lsh) underneath the main inductor (Lm) is 
connected to a switch (S0) that is triggered by an ESD event. During normal operation, the switch (S0) is 
off, which may not make any harmful effect on the main inductor. However, during ESD, the S0 turns on 
to make a closed loop in the shadow inductor; the eddy current can flow in the closed loop to generate a 
counter-magnetic field against the main inductor, which reduces the main inductance, Lm. 
To estimate the amount of inductance reduction with the shadow inductor, the eddy current effect is 
modeled as a transformer relationship between Lm as a primary winding and Lsh as a secondary winding in 
a similar way used in [50]. This is shown in the equivalent circuit in Figure 3.31. The coupling between 
Lm and Lsh is modeled as a magnetic coupling factor, k. Series resistance (Rs) on the shadow inductor is 
mainly contributed by the on-resistance of the switch, S0. Hence, the input impedance at the main 
inductor side can be calculated as follows: 
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in s s s s
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 (3.11) 
The imaginary part of (3.11) is an equivalent inductance modulated by the eddy current effect. 
Theoretically, if k = 1 and Rs = 0, the equivalent inductance in the main inductor becomes zero, which is 
most desirable for overshoot reduction. When S0 is off (Rs ~ ), the right-hand side of (3.11) reduces to 
mj L , demonstrating that the original inductance is unaffected. However, these situations are ideal, and 
cannot be achieved in practice. 
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Figure 3.30.  Concept of the indirect inductance control by the shadow inductor. 
 
Figure 3.31.  Equivalent circuit of Figure 3.30. 
To check the feasibility of this technique with practical component values, parameters in (3.11) are 
varied to observe practically attainable inductance reduction. In (3.11), there are three design parameters 
(Rs, k, and Lsh), and two given parameters (Lm and ω). In Figure 3.32, the effective inductance of the main 
inductor (Lm,eff), is calculated by taking the imaginary part of (3.11) with variable design parameters (Rs, k, 
and Lsh) and a frequency (ω). The design default values are Lm = 500 pH, Lsh = 500 pH, k = 0.9, and 
frequency of concern is 3.5 GHz. This 3.5 GHz is a frequency component of the CDM pulse with a 100 
ps rise-time, which is calculated by the general relationship between rise time and bandwidth, 
0.35  bandwidth rise time  [51]. The target inductance reduction ratio is 70% as an initial goal, to lead to 
Lm,eff of 150 pH from Lm = 500 pH. In Figure 3.32(a), Rs is varied with three different k values of 0.8, 0.9 
and 1. For Lm,eff less than 150 pH, Rs should be smaller than 4 Ω at k = 0.9. For k = 0.8, 70% reduction 
cannot be achieved. For k = 1, maximum Rs can be relieved to 7 Ω, but k = 1 is not obtainable in practical 
on-chip transformers. Figure 3.32(b) shows Lm,eff with different k’s in three Rs cases: 5, 10 and 20 Ω. The 
similar results to Figure 3.32(a) are given; Rs should be less than 5 Ω in reasonable k values to achieve 
more than 70% effective inductance reduction. In submicron CMOS technologies, achieving 5-Ω on-
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resistance using thin-gate oxide transistors is not impossible, but it needs an increased transistor size 
which may increase parasitic capacitance. Shadow inductance (Lsh) is varied in Figure 3.32(c) to relieve 
the requirements of k and Rs. By increasing Lsh to 1 nH or more (more than twice), the maximum Rs 
requirement can be relieved to 10 Ω. Figure 3.32(d) presents the trend of effective inductance with the 
frequency component of the CDM pulse. With a higher frequency, i.e. shorter rise-time of the CDM pulse, 
the efficiency of the shadow inductor is improved. In other words, if the rise time of the incoming CDM 
pulse is slow, the shadow inductor will not be as effective as expected. 
 
Figure 3.32.  Simulation results of effective inductance of the main inductor for Lm = 500 pH, with the 
varied parameters: (a) Rs varied with k = 0.8, 0.9 and 1, (b) k varied with Rs = 5, 10 and 20 Ω, (c) Lsh with 
Rs = 5, 10 and 20 Ω, and (d) frequency with Rs = 5, 10 and 20 Ω. Other parameters, if not specified in 
each plot, are at the default values: Lsh = 500 pH, k = 0.9 and frequency = 3.5 GHz. 
From the observations in Figure 3.32, Lsh should be at least two times larger than Lm at a 100 ps rise-
time CDM event. The overall design space is explored as shown in Figure 3.33. The two major design 
parameters, Rs and k, are varied on the x- and y-axis, respectively. The color bar shown in the right 
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indicates the effective inductance (Lm,eff). For 70% reduction (Lm,eff = 150 pH), k should be larger than 
0.85 and Rs should be smaller than 10 Ω from the contour plot in Figure 3.33. If more than 70% is needed, 
the design space becomes much smaller. For example, if 90% reduction is needed, the minimum k is 0.95 
and Rs should be much less than 5 Ω, which are not in practical ranges. 
 
Figure 3.33.  Overall design space for the shadow inductor at Lm = 500 pH, Lsh = 1 nH, and frequency of 
3.5 GHz. 
In order to solve this issue with more practical ranges of the component values, multiple shadow 
inductors can be used. The equation (3.11) can be expanded to the multiple shadow inductor cases, and 
the effective main inductance (Lm,eff) can be calculated as follows: 
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where i is an index for the i-th shadow inductor, and all the parameters with the subscript, i, denote the 
parameters for the i-th shadow inductor. Thus, each shadow inductor does not need to have tight design 
constraints as in Figure 3.33, and has more freedom to choose geometry of the shadow inductors and 
switch sizes. After several tedious iterations using EM simulations, the T-coil with the most optimal 
shadow inductors is shown in Figure 3.34. Three shadow inductors are used in addition to the main T-coil 
in Figure 3.24(a). The shadow inductor 1 and 2 are the outer and inner rims, respectively; both are 
coplanar to the main T-coil (laid out with metal7 and metal6, and also metal5 to further decrease series 
resistance). The shadow inductor 3 is located underneath the main T-coil in metal5, which covers all the 
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bottom areas that the main T-coil occupies. The simulation results are given in Table 3.3 for the 
inductance and coupling factor changes in the main T-coil, by turning on and off the shadow inductors. In 
this simulation, no actual switches are added, and shadow inductors are turned on by simply connecting 
the inductor loops with the metal lines. The mutual inductance of the original T-coil is 178 pH, but is 
reduced to as low as 16 pH by turning on the shadow inductors, which creates 91% reduction. This 
remarkable result will be beneficial for voltage overshoot reduction. However, the intrinsic bandwidth of 
this T-coil is significantly reduced; it is only 23 GHz, while the inductance-halving T-coil can achieve as 
high as 32 GHz and the secondary protection has 26 GHz bandwidth, all from pre-layout simulation. This 
reduced bandwidth is caused by the increased vertical parasitic capacitance through the shadow inductor 3. 
If the shadow inductor 3 is removed, the bandwidth can be improved, but the mutual inductance reduction 
becomes insufficient: only 40-50% reduction. Therefore, the shadow inductor technique is theoretically 
plausible for mutual inductance control, but its efficiency is practically limited by bandwidth performance. 
Thus, this technique was not included in the test chip. 
 
Figure 3.34.  Layout of the proposed T-coil with three shadow inductors: (a) top view, and (b) 3-D 
rendered view at the bottom (yellow: pad metal, gray: metal7, blue: metal6, green: metal5, red: metal4). 
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Table 3.3.  Simulation results of the T-coil with the shadow inductors. 
 
3.5 Receiver Circuit Implementation 
To compare the performance of different T-coil schemes in the context of actual I/O circuits, 25-
Gb/s wireline receivers will be implemented. One of the target applications of this high data-rate is 100-
Gb/s backplane Ethernet (e.g. IEEE P802.3bj) based on four lanes at 25 Gb/s per lane [52], [53]. The 
circuits are implemented in a 65-nm CMOS technology with seven metal layers. Supply voltage for thin-
gate oxide transistors is 1.2 V. 
Figure 3.35 illustrates a full chip block diagram of the test chip. Three receivers, denoted by 
HSRX1-3 are implemented; HSRX1 and HSRX2 have T-coils with inductance halving and secondary 
ESD protection, respectively. HSRX3 has the same T-coil as in HSRX2 with secondary ESD protection, 
but it has a different receiver front-end circuit, which will be discussed in Section 3.5.8. The basic 
receiver architecture for the three splits is as follows: (1) T-coil for compensating parasitic from primary 
ESD diode, (2) the input termination network (Rterm), (3) the continuous-time linear equalizer (CTLE) 
with resistive and capacitive degeneration and shunt peaking [26], (4) the CTLE buffer to reduce loading 
capacitance seen at the output of the CTLE, (5) the internal buffer to interface output of each individual 
receiver to the output driver, and (6) the 50-Ω output driver. Because of the limited number of bond-pads 
and chip size, only a single output driver is employed, and each receiver is connected through long on-
chip interconnection lines to the output driver. The test chip is configured by control registers via three-
wire interface signals (LE, SDI and SCK). Detailed circuit design will be given in the following sections. 
L1 L2 k M12
Shadow inductors: OFF 438 pH 314 pH 0.48 178 pH
Shadow inductors: ON 204 pH 187 pH 0.08 16 pH
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Figure 3.35.  Full-chip block diagram of the test chip. 
3.5.1  Continuous-time linear equalizer 
The role of an equalizer in communication links is to flatten low-pass channel response using an 
“inverse filter” implemented by a high-pass filter (or a band-pass filter in actual implementation), up to 
the frequency of concern. Generally, composite frequency response of channel and equalizer should be 
flat up to one-half baud-rate to preserve input signal information in an acceptable amount. The 
equalization function can be implemented at the transmitter by de-emphasis, or at the receiver by 
continuous-time equalizer or by decision-feedback equalizer (DFE) [54]. Figure 3.36 shows the behavior 
of an ideal equalizer as a high-pass filter to compensate for a lossy channel with a 3-dB bandwidth, ch . 
Equalizers have four important parameters: “DC gain” at low frequency, “max. gain” at 0  (“peak 
frequency”), and “peaking” which is the difference between max. gain and DC gain; the amount of 
peaking should be sufficient to compensate for channel loss. As shown in Figure 3.36, the response of 
channel plus equalizer is “equalized” up to 0 , by the equalizer. 
RX1P
RX1N
RX2P
RX2N
Output
driver
R
X
O
P
R
X
O
N
HSRX1
Int.
buff
CTLE
T-
co
il
CTLE
buff
HSRX2
Int.
buff
CTLE
T-
co
il
CTLE
buff
HSRX3
Int.
buff
CTLE
T-
co
il
CTLE
buff
RX3P
RX3N
Control 
register
Rterm
Rterm
Rterm
Rterm
Rterm
Rterm
SDI
SCK
LE
60 
 
 
Figure 3.36.  Concept of ideal equalizer in high-pass filter with a pole frequency at ω0. 
In this study, the CTLE with an active amplifier will be implemented, as illustrated in Figure 3.37. 
The basic concept of the CTLE is to use resistive and capacitive degeneration at the source of the 
differential amplifier to attenuate DC gain and relatively boost high-frequency gain [54]. The transfer 
function of this CTLE is expressed as follows: 
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(3.13) 
where gm, R1, C1, R2 and CL denote transconductance of the input NMOS transistor, source-degeneration 
resistor, source-degeneration capacitor, load resistor, and load capacitor, respectively. Tail current (I0) 
flows in each rail to determine transconductance, gm. The transfer function in (3.13) has one zero and two 
poles as below: 
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and DC gain is expressed as follows: 
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The Bode plot of (3.13) is plotted in Figure 3.38. The four design parameters, R1, R2, C1 and gm should be 
optimized to achieve the maximum peaking at the desired peak frequency. The zero frequency ( 1z ) first 
should be matched with the channel bandwidth ( ch  in Figure 3.36). Typically, 1p  is designed to be 
smaller than 2p  to control the peak frequency ( 0  in Figure 3.36), because 2p  is not fully controllable 
due to the load capacitor term, CL. The max. gain is calculated as 0 1 1p zA    by plugging s = 1pj  into 
(3.13). This shows that the peaking is expressed as: 
 Peaking = 
1
1
1
1 .p m
z
g R


    (3.18) 
This peaking is also the same as the distance between 1p  and 1z , which is the distance between one-
half baud-rate and channel bandwidth. The term in (3.18) is also related to the DC gain in (3.17). Hence, 
to increase peaking ( 11 mg R ), DC gain should be sacrificed; the overall output amplitude of the CTLE is 
attenuated, which gives more burden in the following stages to have larger gain to compensate for DC 
gain attenuation. In order not to affect DC gain while increasing peaking, only gm should be increased, 
because 0 2 1/A R R  for large gm. However, it needs significant power consumption because 0mg I . 
This issue becomes more critical in higher data-rate links on heavily lossy channels, where the separation 
between 1p  and 1z  is larger. 
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Figure 3.37.  CTLE with source-degeneration resistor and capacitor. 
 
Figure 3.38.  Bode plot for Figure 3.37. 
To solve this problem, shunt-peaking is used in addition to source degeneration [28], [55] (see 
Figure 3.39). The basic idea for this scheme is to decouple peaking from DC gain, and widen the distance 
between the peak frequency and the zero frequency using the pole-zero cancelation (or, pole-zero 
doublets) [56]. The CTLE in Figure 3.39 has additional load inductor, L3. The transfer function of Figure 
3.39 can be expressed as follows: 
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The DC gain ( 0A ) is exactly the same as that of Figure 3.37, which is given in (3.17). This transfer 
function, (3.19), has two zeros and three poles, and the denominator has the second-order polynomial. 
The pole and zero frequencies, and additional parameters relative to peaking are determined as below: 
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The first zero ( 1z ) and the first pole ( 1p ) are identical to those in (3.13). This transfer function has one 
more zero ( 2z ) and a natural frequency ( n ), instead of 2p  in (3.14). From the damping factor ( ) in 
(3.24), the amount of peaking and the peak frequency can be determined. According to the frequency 
response of the second-order systems, the under-damping condition for   is 
 0 1 2   (3.25) 
to have peaking around n , and the actual peak frequency ( pk ) is derived as follows [57]: 
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At the peak frequency, the max. gain can be calculated as follows: 
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This CTLE can extend the peak frequency and the amount of peaking by pole-zero cancelation between 
1p  and the additional zero ( 2z ) [55]. Figure 3.40 shows the Bode plot of Figure 3.39; the peak 
frequency is extended up to pk , by 1 2p z  . For the target specifications, five design parameters, R1, 
R2, C1, L3 and gm can be determined in a given CL, as follows: 
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However, the above equations are derived from ideal circuit behavior; in actual circuits for very high 
data-rate applications, finite output resistance of input transistors and non-dominant poles can change DC 
and max. gains, and peak frequency. Moreover, some parameters such as L3 and its series resistance (Rs) 
are frequency-dependent. Thus, starting from the hand-calculated parameters, several iterations using 
circuit simulators are needed to optimize the design parameters. 
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Figure 3.39.  CTLE with source-degeneration, and shunt-peaking at the load. 
 
Figure 3.40.  Bode plot for Figure 3.39. 
The actual CTLE based on Figure 3.39 is implemented as shown in Figure 3.41. Source degeneration 
resistors (R1) and capacitors (C1) are implemented by resistor banks controlled by 2-bit register, 
“RES1[1:0],” and capacitor banks controlled by 2-bit register, “CAP1[1:0],” respectively. The tuning 
ranges of R1 and C1 are as follows: 
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  1 60 60 1[1:0] 2  ( ).C CAP fF     (3.34) 
The default register values are RES1[1:0] = 01 for R1 = 175 Ω, and CAP1[1:0] = 01 for C1 = 240 fF. The 
load resistor (R2) is also tunable by 1-bit signal “R2_SEL”; R21 = 300 Ω and R22 = 750 Ω, and the default 
value of R2_SEL is 0 for R2 = 250 Ω including on-resistance of MP1 or MP2 ≈ 800 Ω, but excluding 
series resistance from L3. The load capacitor (CL) is assumed to be 30 fF, including input capacitance of 
the following amplifier stage and layout parasitics (not shown in Figure 3.41). An equalization turn-off 
option is also implemented by a control register “EQ_OFF”; this option is to test the intrinsic 
characteristic of the receiver amplifier without peaking. Because three different receivers share a single 
output driver, each receiver stage should be shut down by disabling tail currents. This is implemented by 
another control register (not shown in Figure 3.41 for simplicity). 
The tail current (I0) determines output DC common-mode voltage as 0 2VDD I R , which should be 
in the range to drive the next-stage amplifiers. In such high-speed applications above 10 Gb/s, only 
NMOS input transistors are used; at the 1.2-V supply voltage, the output common-mode voltage is 
usually set to be larger than one-half VDD to turn on NMOS transistors with sufficient margin. The input 
transistor, MN1 (or MN2) is sized as 40μm/80nm considering the required gm; non-minimum length is 
used to avoid DC gain reduction by small output resistance of the input transistor. 
The required inductance for shunt-peaking (L3) is around 3 nH, which generally needs a large silicon 
area. Typically, to save area, two load inductors could be implemented by a single center-tapped 
symmetric inductor. However, symmetric inductors may make signal routing difficult in the cascading 
stages, and the distance between adjacent blocks may be increased, which adds more parasitic capacitance 
[58]. In this case, L3 will be better implemented by two individual “series inductors” as shown in Figure 
3.42, which makes a series connection between the metal7 inductor and the metal6 inductor to effectively 
increase total length within a limited area. Figure 3.42(a) shows the top view of the designed L3; total 
inductance of 3.1 nH is obtained in such a small outer dimension (OD) as 50 μm, by the effective number 
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of turns (N) of 7.75. From the EM simulation, series resistance, Rs,L3 = 63 Ω, and Q = 3.1, with all values 
measured at 10 GHz. All the designed parameters are summarized in Table 3.4.. 
As the base amplifier of Figure 3.41 is a differential amplifier, the circuit layout should be carefully 
drawn symmetrically, including all transistor placements and signal routings. Unexpected parasitics are 
minimized by several iterations through post-layout simulation. 
 
Figure 3.41.  Schematic of the actual CTLE. Control registers to configure the CTLE are marked as red 
characters. 
Table 3.4.  Designed parameters for Figure 3.41 in a default register setting. 
 
R21
L3
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L3
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INP MN1 MN2
MN3
VDD
RES1[1:0]
CAP1[1:0]
EQ_OFF
M
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INN
OUTP
MN4
R22
M
P
1
R22
M
P
2
RES2_SEL
I0 I0
R1 R2 C1 L3 Rs,L3 CL I0 (W/L)MN1,2
175 Ω 250 Ω 240 fF 3.1 nH 63 Ω 30 fF 1 mA 40μm/80nm
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Figure 3.42.  Layout of shunt-peaking inductor, L3. (a) top view with geometry parameters (OD for the 
outer dimension, W for the width, SP for the turn-to-turn spacing, and N for the total number of turns), (b) 
3-D rendered view above the spiral inductor, and (c) 3-D rendered view below the spiral inductor (gray: 
4× top metal, blue: 1× second top metal). 
The AC simulation result is presented in Figure 3.43 in post-layout simulation. It shows total 
peaking gain of 9.51 dB with DC gain of −1.89 dB and max. gain of 7.62 dB at 9.52 GHz at the default 
register settings. Figure 3.44 shows tunability of the CTLE response with various R1 and C1 values; R1 is 
varied in Figure 3.44(a) with a fixed C1 of 240 fF, and C1 is varied in Figure 3.44(b) with R1 = 175 Ω. It 
covers 5.2-dB DC gain tuning range by R1 control and 1.2-dB max. gain tuning by C1 control. 
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The performance of the CTLE is summarized in Table 3.5. Total power consumption of the CTLE is 
2.3 mW at the 1.2-V power supply. 
 
Figure 3.43.  Simulation results of AC magnitude response of the CTLE at default register values 
(RES1[1:0] = 01, CAP1[1:0] = 01, and R2_SEL = 0). 
 
Figure 3.44.  AC simulation results to show tunability of the CTLE: (a) variable RES1[1:0] at default C1 
of 240 fF, and (b) variable CAP1[1:0] at default R1 of 175 Ω. 
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Table 3.5.  Performance summary of the post-layout simulation results for the CTLE. 
 
3.5.2  CTLE output monitoring 
Monitoring the output of the CTLE is not trivial. As the CTLE output is commonly used by the other 
internal circuitry, the CTLE generally does not have sufficient driving capability to drive heavy external 
loads such as bondwire and board trace, and its output impedance is not properly matched to 50 Ω. Hence, 
in this design, several amplifier stages will be cascaded at the output of the CTLE for monitoring with 
external oscilloscopes. This is a similar configuration to the limiting amplifiers in optical receiver front-
end [27], [59], but the DC gain requirement is much relieved—ideally, 0 dB, because the CTLE output 
amplitude is already sufficiently high (~a few hundreds of mV) and the actual output waveforms should 
be preserved. 
Three-amplifier cascading stages will follow as shown in Figure 3.35, which is composed of the 
CTLE buffer, the internal buffer and the output driver. Theoretically, the overall bandwidth ( tot ) of N 
identical stages with a bandwidth of 0  is expressed [59] by 
 
0 2 1.
N
tot     (3.35) 
If N = 3 and tot = 12.5 GHz, the required bandwidth of each stage ( 0 ) is 24.5 GHz, which is as high as 
the data-rate frequency! Considering the purpose of this study to compare the relative performance of the 
receivers with different T-coil schemes, the requirement in (3.35) is not a necessary condition, but one of 
the sufficient conditions. Each block design will be presented in the next sections. 
Items
Results
Min. Max. Default
DC gain -4.91 dB 0.33 dB -1.89 dB
Max. gain 7.07 dB 8.24 dB 7.62 dB
Peaking 6.60 dB 13.21 dB 9.51 dB
Peak frequency 9.52 GHz
Power consumption 2.3 mW
71 
 
3.5.3  CTLE buffer 
Figure 3.45 shows the CTLE buffer, the next stage of the CTLE. To extend the bandwidth of the 
CTLE buffer, a “capacitive degeneration” scheme is used [59] by degeneration resistor (RS) and capacitor 
(CS) as shown in Figure 3.45, which is conceptually the same as the conventional CTLE in Figure 3.37. 
The transfer function of Figure 3.45 is calculated as 
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(3.36) 
where gm3, RS, CS, RL1, RL2 and CL1 denote transconductance of the input NMOS transistor, source-
degeneration resistor, source-degeneration capacitor, load resistor, output shunt resistor, and load 
capacitor, respectively. This transfer function has one zero and two poles as follows: 
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By locating 11z  at the 3-dB frequency of the intrinsic amplifier, the final bandwidth can be extended to 
11p  by a factor of 31 m Sg R  [59]. Another design point is to keep 22p  far from 11p  so that the 3-dB 
bandwidth at 11p  is not further decreased. In a given load capacitance CL1 of 50 fF from the next stage of 
the CTLE buffer (the internal buffer), RL1 should be selected sufficiently small. However, it can truncate 
the output-high swing because of the elevated output common-mode voltage, expressed by 1 1LVDD I R . 
To achieve a smaller output resistance not affecting output common-mode voltage, shunt resistor, RL2, is 
located between two output terminals as shown in Figure 3.45. As the outputs are differential signals, the 
center of RL2 is virtually grounded; in the small-signal equivalent circuit, this gives a shunt resistance of 
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2 2LR  in parallel with RL1, but in the large-signal model, it does not change any quiescent points, 
including output common-mode voltage because no current flows across RL2. Thus, output load resistance 
can be effectively decreased to  1 2// 2L LR R  and output common-mode voltage is the same as 
1 1LVDD I R , by adding an output shunt resistor, RL2. 
  
Figure 3.45.  Schematic of the CTLE buffer. 
The designed parameters are summarized in Table 3.6. From these parameters, AC simulation is 
performed with post-layout-extracted circuit netlists. Figure 3.46 shows AC magnitude response of the 
CTLE buffer. DC gain is 0.19 dB and 3-dB bandwidth is 20 GHz. To monitor attenuation behavior, the 
frequency point to have 1-dB gain attenuation from DC gain is calculated as 11 GHz. The performance of 
the designed CTLE buffer is summarized in Table 3.7. 
Table 3.6.  Designed parameters for Figure 3.45. 
  
RL2
RL1 RL1
INP MN3 MN4
VDD
INN
OUTP
2RS
I1 I1
CS
CL1
OUTN
CL1
RS CS RL1 RL2 I1 (W/L)MN3,4
57.7 Ω 430 fF 375 Ω 1.5 kΩ 1 mA 12μm/60nm
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Figure 3.46.  AC magnitude response of the CTLE buffer. 
Table 3.7.  Performance summary of the post-layout simulation results for the CTLE buffer. 
 
3.5.4  Internal buffer 
As the test chip has three receiver splits in a limited die size (1 mm × 1 mm) and limited pad count 
(at most, 40 pads in a given die area), the outputs of three receiver circuits are multiplexed into a single 
output driver. Output multiplexing is implemented by a “wired-OR” connection, which merges output 
metal lines of the amplifiers and turns off the deactivated amplifiers by eliminating tail current paths. The 
actual layout of on-chip routing between the internal buffers in each split and the output driver is shown 
in Figure 3.47. HSRX1 and HSRX2 have the same routing length of 100 μm, but HSRX3 has a longer 
metal line of 280 μm. The interconnection lines are designed by the differential microstrip lines, with 
metal6 as a differential signal line and metal1 as a bottom shield. The internal buffers are placed at the 
last stage of each receiver chain to drive these long interconnection lines. 
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3dB bandwidth 20.0 GHz
Power consumption 2.3 mW
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Figure 3.47.  Actual layout of internal routing from each receiver circuit to the output driver: 100 μm for 
HSRX1 and HSRX2 and 280 μm for HSRX3. The metal routing is implemented by differential microstrip 
with metal6 for differential signals and metal1 for a bottom shield. 
Figure 3.48 shows the internal buffer schematic based on a general differential amplifier; it has an 
output shunt resistor, RL4, like Figure 3.45, to increase the dominant pole frequency by decreasing load 
resistance but not affecting output common-mode voltage. Two NMOS transistors, MN7 and MN8, are 
added to completely shut down unnecessary current flow through two NMOS transistors by pulling down 
the gates of NMOS input transistors, MN5 and MN6. To equalize the parasitic effect of the different 
routing lengths and to overcome bandwidth degradation from such long on-chip interconnects including 
parasitic capacitance from the other buffers, the internal buffer is configured to have “distributed” load 
resistors, as shown in Figure 3.49. This is a similar scheme to a “pseudo-open-drain” (POD) driver [60]. 
The original POD scheme is to achieve higher data transfer speed in a given power consumption [61], 
compared to conventional SSTL I/Os [12], and becomes a standard I/O scheme for DDR4 DRAM [62]. In 
this design, pull-up loads are distributed into all three internal buffers, to assist pull-up operation in each 
local site, thus to increase transition speed and bandwidth. As shown in Figure 3.49, three internal buffers 
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are connected in wired-OR connection; two disabled buffers only provide distributed load resistors (gray-
colored resistors). With the similar concept, the load resistors can be merged at the input of the output 
driver, which makes a conventional “open-drain” buffer. From pre-layout simulation, the open-drain 
configuration can perform similarly to the proposed distributed-load configuration. However, the 
bandwidth difference between the near-end and far-end buffers is slightly smaller for the distributed-load 
configuration: 5.7% for the distributed-load vs. 7.5% for the open-drain configuration. 
 
Figure 3.48.  Schematic of the internal buffer. 
 
Figure 3.49.  Distributed load configuration by an enabled buffer and the other two disabled buffer stages. 
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The designed parameters are given in Table 3.8. From these resistor values, the equivalent output 
resistance is 55.5 Ω. The AC simulation results are plotted in Figure 3.50 for the near-end internal buffers 
(at HSRX1 and HSRX2) and the far-end internal buffer (at HSRX3), all from post-layout simulation. The 
near-end internal buffer has larger DC gain, but slightly smaller 3-dB bandwidth. The results are 
summarized in Table 3.9. The 3-dB bandwidth is approximately 17 GHz for both near-end and far-end 
cases, which demonstrates the distributed load configuration effectively mitigates the performance 
difference between the near-end and far-end buffers. Power consumption is 7.7 mW at the 1.2-V supply. 
Table 3.8.  Designed parameters for Figure 3.48. 
 
 
Figure 3.50.  AC magnitude response of the internal buffer. 
Table 3.9.  Performance summary of the post-layout simulation results for the internal buffer. 
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Near-end
Far-end
Items
Results
Near-end Far-end
DC gain -0.27 dB -0.63 dB
1dB bandwidth 8.2 GHz 8.4 GHz
3dB bandwidth 16.5 GHz 17.2 GHz
Power consumption 7.7 mW
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3.5.5  Output driver 
The output driver should drive 50 Ω for impedance matching. In addition, there are heavy loads such 
as capacitance and inductance from bond-pads, bondwires, package leadframe and board traces,which 
should be driven by the output driver. The output driver schematic is given in Figure 3.51. It utilizes 
shunt-peaking by inductor L4 to compensate for bandwidth reduction from output parasitics. Shunt-
peaking inductor L4 is implemented by center-tapped symmetrical inductor with OD = 75 μm, W = 2.4 
μm, SP = 1.8 μm, and N = 6 for L4 = 1.1 nH and series resistance Rs,L4 = 10.4 Ω. The output driver has 
an option to select load resistance as either 50 Ω or 70 Ω, by the control register, “EN_50,” as shown in 
Figure 3.51. Equivalent load resistance is 50 Ω at EN_50 = 1, and 70 Ω at EN_50 = 0, combining on-
resistance of MP3 (or MP4) and series resistance of L4. According to the EN_50 option, the tail current 
I3 is also scaled to maintain the same output DC level. The designed parameters are summarized in Table 
3.10; I3 is the nominal value for EN_50 = 0. 
  
Figure 3.51.  Schematic of the output driver. 
Table 3.10.  Designed parameters for Figure 3.51 at EN_50 = 0. 
  
RL5 RL5
INP MN9 MN10
VDD
INN
I3
L4 L4
OUTN
M
P
3
RL6
OUTP
M
P
4
RL6
ko
EN_50
EN_50
RL5 RL6 L4 Rs,L4 ko I3 (W/L)MN9,10
58 Ω 58 Ω 1.1 nH 10.4 Ω 0.61 14.7 mA 80μm/60nm
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Figure 3.52 shows AC simulation results with the different EN_50 values. The circuit netlist is 
obtained from post-layout extraction, and includes bond-pad model and all external parasitics from 1.5-
mm bondwire with double-bonding, leadframe of QFN package and 1.1-inch PCB trace; the end of the 
PCB trace is terminated to 50 Ω. Because of the shunt-peaking inductor, the magnitude has a peaking 
around 10 GHz, and the attenuation rate is steep after the peak frequency. This peaking will be helpful to 
compensate for the magnitude attenuation at the internal buffer and becomes larger for EN_50 = 1 
because of reduced load resistance. As shown in Table 3.11 for performance summary, if EN_50 = 1, 3-
dB bandwidth is 16.1 GHz, but 1-dB bandwidth is 15.4 GHz, which is quite close to 3-dB bandwidth. 
Power consumptions are calculated as 17.2 mW for EN_50 = 0 and 21.0 mW for EN_50 = 1, both in the 
1.2-V supply. 
 
Figure 3.52.  AC magnitude response of the output driver for both cases of the “EN_50” register. 
Table 3.11.  Performance summary of the post-layout simulation results for the output driver. 
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Items Results
EN_50 = 0 EN_50 = 1
DC gain 1.05 dB 0.69 dB
1dB bandwidth 14.5 GHz 15.0 GHz
3dB bandwidth 15.4 GHz 16.1 GHz
Power consumption 17.2 mW 21.0 mW
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3.5.6  Input termination network 
Receiver inputs should be properly terminated to the system characteristic impedance: typically 50 Ω. 
Figure 3.53 shows the receiver termination scheme used in this design. The channel output is AC-coupled 
to the input of the receiver, as shown in Figure 3.53(a), to block DC voltage of the transmitter and set 
input DC common-mode voltage as preferable to the receiver operation. Receiver input termination is 
implemented by “Thevenin termination” with pull-up (RU) and pull-down (RD) resistors [63], which 
determines equivalent termination resistance (RT) and the Thevenin equivalent termination voltage (VT) 
as follows: 
 
1
1 1
T
U D
R
R R

 
  
 
  (3.40) 
 .DT
U D
R
V VDD
R R


  (3.41) 
Thus, RT is 50 Ω from RU = 75 Ω and RD = 150 Ω, and VT is 0.8 V in the 1.2-V supply voltage. Because 
the input stage of the receiver (CTLE) is implemented by NMOS transistors, the input termination voltage 
is larger than one-half VDD. 
One of the commonly used matching schemes for the differential input is the “differential 
termination,” which places a 100-Ω resistor between two input terminals, with the center node of 100 Ω 
connected to the internal (or external) DC voltage. However, the differential matching scheme needs an 
extra on-chip bias voltage generator, which demands significant design efforts, or one more pad to use 
external bias voltage. Hence, in this project, a “single-ended” Thevenin termination scheme is adopted for 
easy and simple implementation, as shown in Figure 3.53(b), even though this scheme may consume 
more current. The pull-up and pull-down resistors of the termination circuit are configured by 5-bit 
registers (“INP_RTERM[4:0] for positive input and “INN_RTERM[4:0]” for negative input), to tune DC 
input voltage in each input rail independently. The benefit of single-ended termination with 5-bit 
resistance control is to compensate for input-referred DC offset in the receiver chain. Figure 3.54 shows 
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the concept of input-referred offset cancelation. If the differential input-referred offset is VOFF, which 
corresponds to ±VOFF/2 single-ended offset, input termination network can be configured to set VT to VT − 
VOFF/2 for positive input and VT + VOFF/2 for negative input, to cancel out the input DC offset. 
 
Figure 3.53.  Receiver input termination using Thevenin termination. (a) Receiver input connected to the 
output of a channel through AC-coupled capacitor, and terminated by 75 Ω pull-up (RU) and 150 Ω pull-
down (RD) resistors for equivalent 50 Ω and DC termination voltage (VT) of 0.8 V. (b) Actual 
implementation of differential input termination by single-ended termination: positive and negative rail 
impedance to be controlled independently by 5-bit control registers, INP_RTERM[4:0] and 
INN_RTERM[4:0]. 
 
Figure 3.54.  Input-referred offset cancelation by input termination network. Differential input offset of 
VOFF (±VOFF/2 in single-ended) can be canceled out by changing input termination voltage (VT) to VT − 
VOFF/2 for positive input and VT + VOFF/2 for negative input. 
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The input termination network is an array of pull-up and pull-down resistors, as illustrated in Figure 
3.55. The resistor array is controlled by the 5-bit switches (SW[5:0]), which will be connected to the 
control registers, INP_RTERM[4:0] and INN_RTERM[4:0], for positive and negative inputs, respectively. 
By changing SW[4:0] from 0 to 31 in decimal number, the pull-up resistor keeps increasing and the pull-
down resistor keeps decreasing, which will decrease common-mode voltage monotonically. The 
termination network can be disabled by the control register, “TERM_EN,” to eliminate any unnecessary 
current flow when the receiver is not in use. 
 
Figure 3.55.  Schematic of the input termination network. 
The post-layout simulation results for termination impedance and common-mode voltage are given 
in Figure 3.56. Transient simulation is performed to sweep the 5-bit control register from 0 to 31. Binary 
code for SW[4:0] has been increased by 1 every 10 ns, which may show some peaking in the output 
waveforms during code transition, but this does not occur in real chip operation because this control 
register is programmed only once at the beginning of chip operation and not reprogrammed during 
receiver operation. Effective termination resistance stays in the range of 51.1 – 51.9 Ω for all control 
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register variation, as shown in Figure 3.56(a), which demonstrates stable termination resistance in any 
register setting. Input common-mode voltage is controlled in the range of 770.3 – 824.6 mV by 1.7 mV 
step, as shown in Figure 3.56(b). When the input termination network operates in differential mode, the 
total input offset coverage is 108.6 mV with 3.4 mV step, which shows sufficiently fine resolution and 
wide coverage for any worst-case mismatches. 
 
Figure 3.56.  Simulation results to show (a) termination resistance variation, and (b) input common-mode 
voltage (termination voltage) tuning: 770.3 – 824.6 mV by 1.7 mV step. This simulation is performed by 
increasing 5-bit control register every 10 ns in post-layout transient simulation. 
3.5.7  Overall receiver chain simulation 
AC simulation for the overall receiver chain composed of the CTLE, the CTLE buffer, the internal 
buffer and the output driver is performed in post-layout-extracted netlists. The AC magnitude responses at 
the output of each stage are plotted in Figure 3.57, and summarized in Table 3.12. Because of the finite 
bandwidth of the subsequent stages after the CTLE, the peak frequency and the amount of peaking of the 
CTLE are degraded. However, such degraded performance can be recovered by EN_50 = 1 at the output 
of the output driver. As shown in Table 3.12, the amount of peaking and peak frequency at the output 
driver are very similar to those at the CTLE. 
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Figure 3.57.  Overall AC simulation results. 
Table 3.12.  Performance summary of the receiver chain. 
  
3.5.8  Receiver utilizing inductive neutralization 
This section describes the third receiver split, HSRX3 in Figure 3.35. The basic receiver chain for 
HSRX3 is identical to that of the other two receivers: a CTLE in the front-end and the following three-
stage buffers (the CTLE buffer, the internal buffer, and the output driver). However, in this CTLE, a new 
broadband technique, “inductive neutralization,” is used. This technique is motivated by the classic 
neutralization technique [25], which was invented in the 1920s, and is still used in some high-speed 
applications [26], [59], [64]. The schematic for a differential amplifier utilizing neutralization is 
illustrated in Figure 3.58.  In high-speed amplifiers, the input transistors are sized large to increase current 
driving capability. However, large transistor size also increases the gate-drain capacitor, denoted by Cgd in 
Figure 3.58, which is known as “Miller capacitance,” to degrade the amplifier’s bandwidth by the Miller 
effect [65]. To overcome this Miller effect, the neutralizing capacitor (CN) with the same size of Cgd is 
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Measure Point Peaking DC gain Peak freq.
CTLE 9.50 dB -1.89 dB 9.5 GHz
CTLE buffer 8.76 dB -1.81 dB 9.2 GHz
Internal buffer 6.93 dB -2.44 dB 8.5 GHz
Output driver 9.15 dB -1.49 dB 9.1 GHz
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added in a cross-coupled manner, as shown in Figure 3.58; CN cancels the Miller effect by opposite 
capacitive coupling to that of Cgd. 
 
Figure 3.58.  Differential amplifier with a conventional neutralization technique with neutralizing 
capacitors (CN). 
The basic strategy in the conventional neutralization technique with capacitive coupling is adopted in 
the proposed “inductive neutralization” to utilize magnetic coupling. Figure 3.59(a) illustrates the concept 
of inductive neutralization in a differential amplifier utilizing T-coil (L1+L2) at the input and a load 
inductor (L33) for shunt-peaking; only half-circuit is shown for simplicity. When the input current flows in 
the incoming direction from PAD to the node Vi to increase the gate voltage of the input transistor, output 
voltage (Vo) should be decreased by the load current on L33 with the current direction as indicated in 
Figure 3.59(a). If magnetic coupling between the main T-coil and the load inductor (k13 between L1 and 
L33, and k23 between L2 and L33) occurs in the desirable direction to assist the load current flow, it can 
boost the switching speed of the transistor (i.e., bandwidth of the amplifier). Figure 3.59(b) depicts the 
construction of the proposed inductive neutralization in a T-coil. To achieve the maximum magnetic 
coupling (k13 and k23), L33 should be placed immediately underneath the T-coil, to form a stacked 
transformer, which generally has the highest magnetic coupling factor in on-chip spiral transformers [66]. 
From Figure 3.59(b), another advantage of the inductive neutralization can be inferred; it can save layout 
area significantly by hiding L33 underneath the T-coil. Layout size comparison will be given in Section 
3.6. 
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Figure 3.59.  Concept of inductive neutralization: (a) magnetic coupling between the input T-coil and load 
inductor to assist current flow, and (b) construction of a T-coil for inductive neutralization, which place 
L33 underneath the T-coil with L1 and L2. 
The overall schematic of the CTLE for HSRX3, which utilizes the proposed inductive neutralization, 
is shown in Figure 3.60. The core circuit of the CLTE is identical to that of HSRX1 and HSRX2, but the 
load inductor L33 is magnetically coupled to each inductor leg of the T-coil, L1 and L2, with a couple 
factor of k13 and k23, respectively. The designed L33 is 1.48 nH, considering k13 and k23 of 0.81 each, and 
the other circuit parameters are the same as in Table 3.4.. 
Figure 3.61 shows the layout of the designed T-coil with inductive neutralization. The original T-coil 
(Figure 3.24(a)) is redrawn in Figure 3.61(a). The load inductor (L33) in Figure 3.61(b) is designed by a 
series inductor similar to Figure 3.42, using metal5 and metal4, with dimensions of OD = 80 μm, W = 2.4 
μm, SP = 1.8 μm, and N = 2.75. The composite inductive-neutralization T-coil is shown in Figure 3.61(c) 
and the 3-D rendered view is illustrated in Figure 3.62. 
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Figure 3.60.  Schematic of the CTLE with inductive neutralization. 
 
Figure 3.61.  Layout of the inductive-neutralization T-coil: (a) original T-coil (same as Figure 3.24(a)), (b) 
load inductor, L33, and (c) composite T-coil with inductive neutralization (yellow: pad metal, gray: metal7, 
blue: metal6, green: metal5, red: metal4). 
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Figure 3.62.  3-D rendered view of the T-coil in Figure 3.61(c): (a) view above the T-coil, and (b) view 
below the T-coil. The color codes and the port names are matched to those in Figure 3.61. 
3.6 IC Layout and Chip Microphotograph 
The test chip is laid out in a 65-nm low-power CMOS process with seven-metal layers. The partial 
layouts of the two receivers, HSRX1 and HSRX2, highlighting the T-coils with ESD protection devices, 
are shown in Figure 3.63. HSRX1 in Figure 3.63(a) uses the inductance halving technique, while HSRX2 
in Figure 3.63(b) has secondary ESD protection; the receiver circuits are identical for HSRX1 and 
HRSX2. The additional ESD protection circuits for each scheme are outlined by solid boxes. Only 690 
μm2 of area is added for inductance halving, which includes two copies of D1 and M1 (x2) and a single 
trigger circuit; the secondary protection has a larger area of 1,280 μm2. 
The layout of the three receiver splits (HSRX1-3) is shown in Figure 3.64. The sub-blocks in the 
receiver chain are marked as white boxes. HSRX3 occupies the smallest die area of 22,552 μm2 by 
overlapping L3 with the main T-coil, whereas HSRX1 and HRSX2 have relatively larger areas of 29,162 
μm2 and 29,752 μm2, respectively. HSRX3 reduces the die area by 24%, compared to HSRX2. 
The full chip layout is shown in Figure 3.65; the entire die area is 1 mm × 1 mm. This test chip is 
shared with another research project for system-level ESD study [67], which is marked as gray boxes at 
the top side of the chip layout, and will not be covered in this dissertation. Two types of bond-pads are 
used: one in a smaller square shape of 50 μm × 50 μm, and the other in a larger rectangular shape of 85 
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μm × 50 μm, which is intentionally made larger for Kelvin probing during on-die VF-TLP testing. At the 
center of the bottom side of Figure 3.65, differential outputs of the output driver (RXOP and RXON) have 
two smaller pads per output signal, for double-bonding to reduce bond-wire inductance. To filter out 
power supply noise, a total of 163-pF decoupling capacitors are inserted in vacant areas. The chip 
microphotograph is shown in Figure 3.66. 
 
Figure 3.63.  Layout of the T-coils and ESD protection devices for (a) HSRX1: T-coil with inductance 
halving (labeled as D1, M1 and Trig) and (b) HSRX2: T-coil with secondary ESD protection (labeled as 
ESD2). 
 
Figure 3.64.  Layout of the receiver splits: (a) HSRX1, (b) HSRX2 and (c) HSRX3. 
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Figure 3.65.  Full-chip layout. High-speed receivers with T-coils are placed at the bottom side, and 
another project related to system-level ESD study is also implemented at the top of the chip. 
 
Figure 3.66  Chip microphotograph. 
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3.7 Simulation Results 
3.7.1  Comparison between different T-coil schemes 
The receiver front-end circuit, CTLE, and the T-coils are redrawn in Figure 3.67. The T-coils with 
the proposed inductance halving are located between the bond pad and the gate of NMOS devices MN1 
and MN2. The circuit performance is benchmarked against that of a receiver that uses secondary ESD 
protection in Figure 3.27. Circuit simulation is performed using a circuit netlist with post-layout-extracted 
parasitics. S-parameters of the T-coils were extracted from EM simulation and are added to the circuit 
netlist. The input stimulus for the simulation is the same 5 A VF-TLP input used in Section 3.3. For 
comparison purposes, two additional receivers are simulated. One receiver has primary ESD protection 
and a T-coil but no circuitry to mitigate the T-coil-induced voltage overshoot (“Uncompensated T-coil”), 
and the other has primary ESD protection but no T-coil (“No T-coil”); the circuit split conditions are 
summarized in Table 3.13. 
 
Figure 3.67.  Schematic of the receiver front-end with T-coil, ESD protection devices and the CTLE. 
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Table 3.13.  T-coil circuit split. 
 
Figure 3.68 shows the simulated voltage waveforms at the gate of the NMOS input transistor (i.e., 
node X1 in Figure 3.67). The inductance-halving T-coil suppresses the CDM voltage overshoot that is 
seen in the uncompensated T-coil, which shows that the proposed scheme works as intended. The 
secondary-protection scheme provides the best CDM performance because it contains a voltage divider 
that reduces the quasi-static voltage at X1; also, the low-pass filter formed by the series resistor and the 
capacitance of the secondary diodes filters out the high-frequency peak signal. The peak gate-source 
voltage (VGS,peak, the peak voltage difference between X1[X2] and Y1[Y2] in Figure 3.67) for the receiver 
input NMOS (MN1 or MN2 in Figure 3.67) are found to be 3.55 V and 2.82 V, for T-coils with 
inductance-halving and secondary protection, respectively. The inductance-halving T-coil suppresses the 
peak voltage by 2 V (36%) relative to the uncompensated T-coil (5.55 V). In case of no T-coil, as shown 
in Figure 3.68, no overshoot is observed at the end of pulse transition, but there exists the initial peak, 
which is usually generated by the fast transient ESD pulse at the ESD protection devices [7], [68]. The 
simulated VGS,peak is 3.98 V, which is 0.43 V larger than that of the T-coil with inductance halving. 
Primary 
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Inductance halving (HSRX1) Yes Yes(ind. halv)
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Uncompensated T-coil Yes No
No T-coil Yes No
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Figure 3.68.  VF-TLP voltage waveforms at the receiver input (X1). 
The simulated AC gain response of the normalized transimpedance is plotted in Figure 3.69. The 
bandwidth of the receiver with inductance-halving is 26 GHz, 33% larger than that of the receiver with 
secondary protection (19.6 GHz), although it is reduced by 16% relative to that of the receiver with an 
uncompensated T-coil (30.9 GHz). Nevertheless, the T-coil with inductance-halving still achieves 3.9× 
larger bandwidth than a receiver with no T-coil (6.6 GHz), and its 26 GHz bandwidth is large enough to 
support data-rates in excess of 25 Gb/s without compromising ESD reliability. 
Figure 3.69(b) shows the simulation results for the magnitude of S11, which corresponds to the 
return loss but with an opposite sign, to compare the impedance matching performance. As a measure of 
comparison, a frequency point that has −10 dB return loss is defined as “fRL10.” In Figure 3.69(b), both 
inductance-halving and uncompensated T-coils show very similar fRL10: fRL10 = 18.5 GHz for inductance 
halving and 19.2 GHz for the uncompensated T-coil, which are almost 4× larger than that of no T-coil 
(4.5 GHz). However, the T-coil with secondary protection has only fRL10 = 14.7 GHz, which is 21% worse 
than the inductance halving case. 
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Figure 3.69.  (a) AC magnitude responses at the receiver input (X1), and (b) impedance matching by the 
magnitude of S11. 
By now, the simulations are performed by monitoring at the input of the receiver circuits to compare 
the performance of each individual T-coil. However, it will be beneficial to know how the different T-coil 
splits behave in the context of the actual receiver circuits with the equalization function. For this purpose, 
the transient simulations are performed with the entire receiver chain in Figure 3.35. 
Figure 3.70 shows the channel loss used in the eye diagram simulations. It is composed of (1) 16-
inch FR4 channel in RLGC model, (2) the parasitics of a 40-pin QFN package leadframe and a 1.8-mm 
bondwire in S-parameters extracted by EM simulations, (3) bond-pad parasitic, and (4) 300-μm dual-
diodes by PDK model. As shown in Figure 3.70(a), the channel loss is −21 dB at 12.5 GHz, one-half 
baud-rate for 25 Gb/s. The transmit data of 27-1 PRBS in 400-mVppd amplitude is transmitted at 25 Gb/s 
through the channel modeled above, and the eye diagram in Figure 3.70(b) is monitored at the end of the 
channel. Because of the heavy channel loss, the incoming data eye is completely closed as shown in 
Figure 3.70(b). 
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Figure 3.70.  Simulation results for the 16-inch channel used in the eye diagram simulations: (a) channel 
loss of −21 dB at 12.5 GHz, and (b) eye diagram at the channel output. The channel includes 16-inch FR4 
trace, 1.8-mm bondwire, leadframe parasitic of 40-pin QFN package, bond-pad and primary ESD 
protection diodes. 
Figure 3.71 shows the eye diagrams from four different receivers that use the T-coils (or no T-coil), 
as given in Table 3.13. From the leftmost column in Figure 3.71, each column shows the eye diagrams of 
HSRX1, HSRX2, the receiver with the uncompensated T-coil, and the receiver without T-coil, 
respectively. The eye diagrams are measured at the two output points: the CTLE, which are shown in the 
first-row plots in Figure 3.71(a)-(d) and the output driver, which are shown in the second-row plots in 
Figure 3.71(e)-(h). The calculated eye height and eye width from the simulated eye diagrams are 
summarized in Table 3.14. The eye diagram at the CTLE with no T-coil in Figure 3.71(d) shows fairly 
improved eye diagrams compared to the channel output eye in Figure 3.70(b), with eye height of 80.6 mV 
and eye width of 31.4 ps. The receiver with the uncompensated T-coils in Figure 3.71(c) improves the eye 
diagram significantly to 124 mV eye height and 35.9 ps eye width. This improvement will be degraded to 
some extent, when the peaking suppression techniques are adopted in HSRX1 and HSRX2. As expected 
from the bandwidth performance in Figure 3.69(a), HSRX1 can outperform HSRX2 with the wider eye 
height of 101 mV, which is a 31% improvement relative to 77.0 mV for HSRX2. Eye widths are 
improved with the same trends as eye heights; HSRX1 shows a wider eye width than HSRX2, but a 
narrower eye than the uncompensated T-coil. Interestingly, the eye performance of HRSX2 is slightly 
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worse than that of no T-coil; more optimization may be needed for HSRX2, which will be discussed in 
Section 3.7.2. 
 
Figure 3.71.  Eye diagram simulation results at 25 Gb/s on the 16-inch channel in Figure 3.70, at the 
CTLE outputs for (a) HSRX1, (b) HSRX2, (c) uncompensated T-coil and (d) no T-coil, and eye diagrams 
measured at the output driver for (e) HSRX1, (f) HSRX2, (g) uncompensated T-coil and (h) no T-coil. 
Table 3.14.  Eye diagram simulation results at 16-inch channel with −21 dB loss. 
 
The single-bit response (SBR) is a good measure of equalizer performance to show the amount of ISI 
before and after the current transmit bit (cursor), which are called as pre-cursor ISI and post-cursor ISI, 
respectively. Figure 3.72 shows the SBR plots for the four receivers with the same order as in Figure 3.71; 
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the amplitudes of the pre- and post-cursor ISI are normalized to that of the cursor at the CTLE output (the 
blue lines). The SBR measured at the channel output shows at least three post-cursor ISI for the receivers 
with T-coils (Figure 3.72(a)-(c)), and an additional pre-cursor ISI for the receiver with no T-coil (Figure 
3.72(d)). After the CTLE, most of the ISI terms are removed with only the first pre- and post-cursor ISI 
left in Figure 3.72(a)-(c). The ISI reduction in no T-coil case (Figure 3.72(d)) is relatively less effective 
compared to the other three cases. Moreover, it has negative second post-cursor ISI, which shows over-
equalization. Generally, this negative ISI can deteriorate the pulse transition as shown in Figure 3.71(d), 
but sometimes it may be helpful to reduce the other positive ISI. This is why the eye diagram of the no T-
coil receiver shows slightly better eye opening than that of HSRX2. 
 
Figure 3.72.  Single-bit responses (SBR) for (a) HSRX1, (b) HSRX2, (c) uncompensated T-coil and (d) 
no T-coil (gray: SBR at the channel out, blue: SBR at the CTLE out). 
The same eye diagram analysis has been performed for the 10-inch channel in Figure 3.73; the other 
input channel parasitics are identical to those in the 16-inch channel in Figure 3.70, except for the FR4 
channel length. The channel loss at 12.5 GHz is −15.8 dB, which shrinks the incoming eye with 48 mV 
eye height and 26 ps eye width, as shown in Figure 3.73 (b). Figure 3.74 shows the eye diagrams on the 
channel in Figure 3.73, with the same setup as Figure 3.71. The eye diagram performances are 
summarized in Table 3.15. The same performance trends are maintained in this −15.8 dB loss channel 
case. 
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Figure 3.73.  Simulation results for the 10-inch channel used in the eye diagram simulations:  (a) channel 
loss, and (b) eye diagram at the channel output. The same parasitic components as Figure 3.70 are 
included except for the channel length. 
 
Figure 3.74.  Eye diagram simulation results at 25 Gb/s on the 10-inch channel in Figure 3.73 at the 
CTLE output for (a) HSRX1, (b) HSRX2, (c) uncompensated T-coil and (d) no T-coil, and eye diagrams 
measured at the output driver for (e) HSRX1, (f) HSRX2, (g) uncompensated T-coil and (h) no T-coil. 
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Table 3.15.  Eye diagram simulation results at 10-inch channel with −15.8 dB loss. 
 
In summary, inductance halving removes voltage overshoot due to magnetic coupling in the T-coil 
and, relative to secondary protection, it performs better in signal transmission, both in frequency- and 
time-domain, and occupies less die area (46%); thus, it may be the better choice for high-speed 
applications. The overall performance for all four receiver splits is summarized in Table 3.16, and plotted 
in the dual y-axis plot in Figure 3.75. 
Table 3.16.  Performance summary for all four split cases. 
 
Items
Circuit splits
@ CTLE @ Output driver
Eye
height
Eye
width
Eye
height
Eye
width
Inductance halving (HSRX1) 137 mV 34.8 ps 88.1 mV 30.7 ps
Secondary protection (HSRX2) 96.5 mV 34.1 ps 60.0 mV 28.9 ps
Uncompensated T-coil 155 mV 33.1 ps 106 mV 30.3 ps
No T-coil 103 mV 27.9 ps 67 mV 23.6 ps
Items
Circuit splits
VGS,peak f-3dB fRL10
Eye diagram
(height
/width)
Area
overhead
Uncompensated T-coil 5.55 V 30.9 GHz 19.2 GHz 124 mV/ 35.9 ps -
Inductance halving (HSRX1) 3.55 V 26.0 GHz 18.5 GHz 101 mV/ 33.3 ps 690 μm
2
Secondary protection (HSRX2) 2.82 V 19.6 GHz 14.7 GHz 77.0 mV/ 30.8 ps 1280 μm
2
No T-coil 3.98 V 6.6 GHz 4.8 GHz 80.6 mV/ 31.4 ps -
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Figure 3.75.  Performance summary plot for all four split cases. The VF-TLP (VGS,peak) and eye height 
results are plotted on the left y-axis, and bandwidth is plotted on the right y-axis. 
3.7.2  Optimization of secondary ESD protection 
Based on the designed parameters for secondary ESD protection in the previous sections, further 
optimization study will be performed to achieve the best performance. The two design parameters for 
secondary ESD protection are a series resistor, Rser, and a perimeter of secondary dual-diodes, Pdio (refer 
to Figure 3.27), which will be decreased for a better bandwidth and impedance matching performance. 
The split cases are summarized in Table 3.17. From the default design (Case0), only Pdio is decreased to 
25 μm in Case1, and only Rser is decreased to 20 Ω in Case2, with the other parameter kept the same. 
Case3 has both parameters decreased with the same amount as Case1 and Case2, and Case4 has no series 
resistance with the 25 μm Pdio. 
Table 3.17.  Split cases for optimization of secondary ESD protection. 
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From the split conditions, the same simulations as Section 3.7.1 are performed: VF-TLP, bandwidth 
and return loss. Figure 3.76(a) and (b) show the VF-TLP waveforms at the gate of the input transistor, and 
the calculated VGS of the input transistor, respectively. As the size of secondary ESD protection decreases 
from Case0 to Case4, the quasi-static voltage level increases at the gate of the input NMOS, as shown in 
Figure 3.76(a). The same trend is observed in Figure 3.76(b) at the end of the pulses. However, the peak 
gate-source voltage (VGS,peak) occurs at the beginning of the waveforms in Figure 3.76(b), which is similar 
for all the split cases. The minimum VGS,peak is 2.82 V for Case0 and the maximum VGS,peak is 2.96 V for 
Case4, as given in Table 3.18. 
AC magnitude and impedance matching are simulated as presented in Figure 3.77(a) and (b). With 
the decreased parameter values in secondary ESD protection, bandwidth of the T-coil can be improved up 
to 26.5 GHz for Case4, which is comparable to that of the inductance-halving T-coil. With Rser = 0 Ω and 
decreased Pdio, secondary protection only provides pure small capacitance at the receiver input, which can 
achieve higher bandwidth. Figure 3.77(b) gives S11 magnitude response. The frequency points where S11 
becomes −10 dB (fRL10) are around 13-15 GHz for all the cases (see Table 3.18), but ~20% smaller than 
that of inductance halving (18.5 GHz). 
The overall performance between different split cases for secondary ESD protection is summarized 
in Table 3.18 and plotted in Figure 3.78. For comparison, the performance of inductance halving is also 
plotted in Figure 3.78. Bandwidth and voltage overshoot are improved by decreasing Rser and Pdio, but not 
for fRL10. This fact shows that the inductance-halving scheme is still competitive considering overall 
performance metrics, against the best optimized secondary protection. 
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Figure 3.76.  VF-TLP waveforms for the different secondary-protection cases: (a) voltage waveforms at 
the input transistor gate (X1 in Figure 3.67) and (b) gate-to-source voltage (VGS) of the input NMOS 
transistor. 
 
Figure 3.77.  (a) AC magnitude response and (b) return-loss (S11), for all the secondary-protection cases. 
Table 3.18.  Performance summary of the different secondary ESD protection cases. 
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Figure 3.78.  Performance summary: plots of Table 3.18. 
3.7.3  Performance of inductive neutralization 
The receiver utilizing inductive neutralization, HSRX3, is simulated and compared to the receiver 
without the inductive neutralization technique (HSRX2). Eye diagrams are simulated with 27-1 PRBS 
data at 20 Gb/s on the 10-inch channel, as characterized in Figure 3.73. HSRX3 was initially targeted for 
25-Gb/s, but the T-coil and the load inductor are not fully optimized for the data-rate. Thus, simulation is 
performed at a lower data-rate and less lossy channel. 
Figure 3.79 shows the SBR plots for HSRX3 and HSRX2, at the channel output (gray) and the 
CTLE output (blue). The channel output of HSRX3 in Figure 3.79(a) is distorted, compared to that of 
HSRX2 in Figure 3.79(b). As inductive neutralization also influences the current flow in the input T-coil, 
the SBR of the channel output can be changed. Furthermore, the CTLE output for HSRX3 (Figure 3.79(a)) 
shows overcompensation by the negative value at the first pre-cursor ISI, which potentially deteriorate the 
eye diagram. 
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Figure 3.79.  Single-bit responses for (a) HSRX3 and (b) HSRX2. 
Figure 3.80 shows the eye diagram simulation results; the plots in the first column (Figure 3.80(a) 
and (c)) are for HSRX3 and the second-column plots (Figure 3.80(b) and (d)) show eye diagrams for 
HSRX2. The eye diagrams in the first row are measured at the output of the CTLE, and the second-row 
eye diagrams are obtained at the output driver. The eye diagram simulation results are summarized in 
Table 3.19. HSRX3 shows 207.9 mV eye height at the CTLE output, which is about 6% larger than that 
of HSRX2. However, the eye width of HSRX3 is about 6% worse than that of HSRX2, which is due to 
the multiple transitions on the eye (see Figure 3.80(a)). This is because the designed inductance and 
magnetic coupling factor are not fully optimized, thereby leading to over-peaking on the magnitude 
response of the CTLE, which can be anticipated from the SBR in Figure 3.79(a). In comparison, the eye 
diagram at the output driver shows that the eye widths of the two receivers are very similar. This is 
because the limited bandwidth of the subsequent stages can suppress unnecessary peaking of the CTLE 
and eliminate multiple transitions at time-domain. 
Therefore, it is proved that the proposed inductive neutralization works. However, more optimization 
is needed for the T-coil and the load inductor. By locating the load inductor underneath the T-coil, the 
original magnetic coupling factor inside the T-coil (i.e., k12, coupling between L1 and L2 in Figure 3.60) 
will be changed. Hence, the original T-coil should also be redesigned. 
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Figure 3.80.  Eye diagram simulation results at 20 Gb/s on 10-inch channel. Eye diagrams measured at the 
CTLE for (a) HSRX3 and (b) HSRX2, and measured at the output driver for (c) HSRX3 and (d) HSRX2. 
Table 3.19.  Performance summary for the eye diagram simulation results. 
 
3.8 Test Board Design 
This test chip is assembled with a 40-pin QFN package with 5 mm × 5 mm outer dimension and 0.4 
mm pin-pitch. Figure 3.81 shows the schematic for the printed circuit board (PCB). Unrelated pins at the 
top of the QFN package for the system-level ESD study are properly disabled by grounding or floating. 
High-speed line traces are marked in red; they require 50-Ω impedance control. Register control is 
performed externally by microcontroller board (MCU board) via three control signals (LE_uC, SDI_uC 
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and SCK_uc), which should be level-down-converted from 3.3 V to 1.2 V swing using the level shifter IC. 
Supply voltages for 2.5 V and 1.2 V are generated on the board using voltage regulator ICs. Bias currents 
are externally generated by potentiometers to set the necessary currents. 
 
Figure 3.81.  Test board schematic. Red lines are high-speed lines that require impedance control. 
To support high-speed data transmission of 25 Gb/s, PCB dielectric material is selected as “Rogers” 
[69], not as conventional FR4. Rogers material has superior high-speed performance to FR4 because of 
lower dielectric loss (about 1/10 of FR4). Figure 3.82 shows the eye diagram simulation results; 231−1 
PRBS data are transmitted at 25 Gb/s on FR4 (Figure 3.82(a)), and Rogers (Figure 3.82(b)) on the same 
1.5-inch PCB trace. Other components such as package parasitic, connectors and cables are also modeled 
in the simulation setup. Rogers shows about 23% larger eye-height opening than FR4 for 1E-12 bit-error 
rate. 
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Figure 3.82.  Eye diagram simulation results with different PCB materials: (a) FR4 and (b) Rogers. 
Layout and the populated PCB are shown in Figure 3.83(a) and (b), respectively. It is laid out in a 
four-layer board: top and bottom copper layers for signal traces, and two inner layers for ground and 
power supply planes. To reduce signal loss on the traces, the board dimension is kept small: 2.4 inch × 3.2 
inch. The high-speed lines are designed as grounded coplanar waveguide (GCPW) with 28-mil width and 
10-mil spacing in 1-oz copper (~1.37-mil thickness); the dielectric thickness between the signal trace and 
ground plane will be controlled for 50-Ω characteristic impedance. The most important lines are the 
differential output traces (RXOP and RXON), which have trace length of 1.1 inch and are laid out 
symmetrically. To further improve signal integrity on the output lines, the insulating coats on the signal 
traces and adjacent ground copper for GCPW are stripped out using the solder mask layers. The length of 
each trace leading to the input differential pair is approximately 1.5 inches. 
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Figure 3.83.  (a) PCB layout and (b) the assembled PCB with all connectors, parts and an IC socket. The 
board size is 2.4 inch × 3.2 inch. The trace length of the differential outputs (RXOP and RXON) is 1.1 
inch. 
3.9 Measurement Results 
Figure 3.84(a) shows the measured channel loss (S21). The lossy channel is composed of a 4-ft 
flexible cable and a 6-inch semi-rigid cable, which are connected together by a female-to-female adapter, 
a 1.5-inch on-board trace, the QFN package leadframe, and a 1.6-mm bondwire. The S21 response gives 
approximately 15-dB loss at 12.5 GHz with several notches in the mid-band, due to impedance 
discontinuities at the connectors. Figure 3.84(b) shows the measured eye diagram at the output of the 
receiver HSRX1 with the equalizer function off (EQ_OFF = 1). The transmitter outputs 271 PRBS data 
at 25-Gb/s with 400-mV differential amplitude on the channel at Figure 3.84(a). Without equalization, the 
measured eye is totally closed. 
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Figure 3.84.  (a) Loss characteristic of the channel used for the eye diagram measurements and (b) the eye 
diagram of the HSRX1 output with the equalizer turned off (x-div: 10 ps/div, y-div: 100 mV/div). The TX 
data are 271 PRBS with 400 mV amplitude at 25-Gb/s. 
The measured eye diagrams for HSRX1 and HSRX2 are presented in Figure 3.85(a) and (b), 
respectively, on the channel characterized in Figure 3.84(a). The eye of HSRX1 (Figure 3.85(a)) is 
opened by the aid of the equalizer, compared to the equalizer-off case of Figure 3.84(b), which verifies 
the equalizer functionality. The vertical eye opening of HSRX1 is 110 mV, while HSRX2 shows only 60-
mV vertical eye opening; the superior eye diagram performance of HSRX1 was expected, based on the 
simulation results presented in Section 3.7.2. 
 
Figure 3.85.  Eye diagram comparison: (a) HSRX1 and (b) HSRX2. The channel and data are the same as 
those in Figure 3.84 (x-div: 10 ps/div, y-div: 100 mV/div). 
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BER performance with different sampling points is plotted in Figure 3.86 for HSRX1 and HSRX2; 
these are often referred to as “bathtub” curves. For a BER of 1E-12, HSRX1 shows 15.5-ps horizontal eye 
opening, which is 29% wider than that of HSRX2 (12 ps). 
 
Figure 3.86.  BER performance with different sampling time points for HSRX1 and HSRX2 from the eye 
diagrams in Figure 3.85. 
VF-TLP has been performed on the bare dies with 200-ps rise time and 5-ns pulse width. Table 3.20 
gives the measured failure currents for two bare dies and the averaged results. Surprisingly, HSRX1 
shows slightly larger failure current than HSRX2, which is different from the simulation results in Section 
3.7.1. Presumably, secondary ESD protection in HSRX2 does not protect well against a stress with a fast 
rise-time. This hypothesis can be verified by increasing the rise time of the VF-TLP pulse. If HSRX2 
shows larger failure current than HSRX1, secondary protection works as intended; in other words, 
inductance halving will be more beneficial for the ESD events with a faster rise-time. 
Table 3.20.  Measured failure current under VF-TLP stresses: tr = 200ps and tw = 5 ns. 
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3.10 Summary 
Two variants of the T-coil bandwidth extension circuit are studied to select a better scheme for 
wireline I/Os. T-coil2, where transceiver circuits and termination resistors are located at the same port, 
will be a better choice because of its superior bandwidth performance. Magnetic coupling between two 
windings of the T-coil is identified as a potential CDM hazard; it will induce voltage overshoot at the 
receiver circuit side and potentially damage the gate oxide of the receiver transistors. A novel, 
inductance-halving T-coil circuit is introduced to reduce mutual inductance during ESD. To achieve the 
optimum T-coil for the ESD protection purpose, several layout techniques are proposed and proved by 
EM simulation. To compare the effectiveness of the proposed T-coil structures, 25-Gb/s wireline 
receivers with the CTLE are designed. 
The inductance-halving scheme effectively reduces the voltage overshoot, as verified by simulation; 
it provides good voltage clamping at the active circuit input and is outperformed only by secondary ESD 
protection. However, the T-coil with inductance-halving provides 33% larger bandwidth and 42% wider 
eye height than does one with secondary protection at an even smaller layout area. From measurement, 
inductance-halving T-coil shows superior eye diagram performance. For the measured VF-TLP with 200-
ps rise time, T-coil with inductance halving shows larger failure current than secondary protection, which 
potentially shows that inductance halving will be more advantageous for the faster rise-time ESD events. 
The proposed inductance-halving T-coil improves bandwidth by 3.9× relative to that at the input of a 
receiver without a T-coil. Despite the parasitics introduced by the inductance-halving circuitry, the T-
coil2 topology with inductance halving provides a larger bandwidth enhancement than the theoretical 
limit of 2.8× for the conventional T-coil1 topology (with no overshoot compensation). Even though the 
inductance-halving technique is not expected to provide quite as high CDM protection as does secondary 
ESD protection, it will be the only solution for very high-speed wireline or wireless applications such as 
Gigabit Ethernet or Ultra-wideband (UWB) RF transceivers, which are too performance-sensitive to use 
secondary protection. 
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As a new bandwidth extension technique, inductive neutralization has been proposed, which utilizes 
magnetic coupling between the input T-coil and the load inductor, to boost up current flow. It has the 
additional benefit of reducing layout area by overlapping both the load inductor and the main T-coil: 
about 24% area reduction in the 25-Gb/s CTLE in 65-nm CMOS. However, the composite inductor 
geometry was not fully optimized, thereby showing no better eye diagram performance than the 
conventional circuit. 
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Chapter 4. BER-Optimal ADC for ADC-Based Receivers 
4.1 Motivation 
To satisfy the demand for high-speed data communications such as high-speed internet or super-
computing, the data-rate in serial I/O links now exceeds multi-Gb/s range. However, the channels that 
connect the transmitting and receiving ends have a non-uniform frequency response, due to the skin effect, 
impedance mismatch, intersymbol interference (ISI), and other causes. Figure 4.1 shows the non-uniform 
frequency response of a typical FR4 printed-circuit board (PCB) with different trace lengths [70]. 
 
Figure 4.1.  Frequency responses of different channel lengths of FR4 printed-circuit board [70]. 
Various equalization techniques are adopted to compensate for this channel non-uniformity. The 
fundamental operation of an equalizer is to boost high-frequency magnitude with a high-pass or band-pass 
filter. ADC-based equalizers have been widely investigated, as a possible equalization technique [71], 
[72], [73], especially for compensating high-loss and high-ISI channels. Figure 4.2 illustrates a typical 
block diagram of an ADC-based equalization system. The popularity of ADC-based equalizers is due to 
the adoption of versatile digital equalization algorithms by back-end digital signal processors. Moreover, 
digital signal processing provides high reliability and scalability with device scale-down. 
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Figure 4.2.  High-speed serial I/O link system with an ADC-based receiver. 
Despite the ability of ADC-based receivers to compensate highly lossy channels, the application of 
ADC-based equalizers is still limited because of the high power consumption of multi-GS/s ADCs. In this 
dissertation, a new ADC design method is proposed, which adopts a new system performance metric, bit-
error rate (BER) in case of wireline communication links, to mitigate ADC requirements for energy-
efficient receivers. The test chip has been implemented and verified in measurement results. 
4.2 BER-Optimal ADC 
Typically, the required ADC resolution for high-speed links ranges from 4-6 bits considering the 
required signal-to-noise ratio (SNR) for back-end processing. However, ADC bit resolution can be 
mitigated by adopting BER as an ADC performance metric, as opposed to the SNR or SNDR used in 
conventional stand-alone ADCs [74], [75]. According to [74] and [75], ADC with non-uniform 
quantization levels optimized for BER does not need as much bit-resolution as ADC with uniform 
quantization levels. As shown in Figure 4.3, BER performance of 3-bit non-uniform-level ADC is better 
than that of 4-bit uniform-level ADC from 25-dB channel SNR. At the point of 1E-12 BER, the channel 
SNR margin of 3-bit non-uniform-level ADC becomes as much as 4 dB, compared to 4-bit uniform-level 
ADC. Using 3-bit ADC instead of 4-bit can save power consumption of ADCs, which leads to overall 
system power-efficiency; this is the case for flash-type ADCs [76], whose power consumption is 
proportional to 2N (N: the ADC resolution). This new type of ADC is “BER-optimal ADC,” which has 
been optimized for BER performance. 
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Figure 4.3.  BER vs. SNR for 3-bit uniform ADC, 3-bit non-uniform ADC, and 4-bit uniform ADC [75]. 
The overall block diagram including BER-optimal ADC is shown in Figure 4.4. ADC output data are 
processed by the back-end digital, which is implemented in a separate FPGA board. An adaptive least-
mean squared (LMS) equalizer, composed of F-block and Weight update, performs channel equalization. 
The quantization level of ADC is controlled by a Reference Level Update (RL-UD) block, which 
calculates reference levels based on equalizer coefficients ( [ ]nw ) and error ( [ ]e n ). BER-optimal ADC is 
treated as one of the front-end components of the composite receiver, not a stand-alone block. 
 
Figure 4.4.  Block diagram of the overall BER-optimal ADC-based receiver system: ADC chip and back-
end digital implemented in FPGA. 
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4.3 ADC Design 
Figure 4.5 shows the overall ADC block diagram. Based on the system simulation results in Figure 
4.3, 3-bit non-uniform level ADC has been implemented. In order to compare BER performance, 
conventional 4-bit uniform level ADC is also needed. Hence, this ADC was designed to be reconfigured 
as uniform or non-uniform, with 3-bit or 4-bit quantization levels, by using a digital-to-analog converter 
(DAC). The on-chip 27−1 PRBS generator is integrated, whose data will be multiplexed with ADC output 
for initial training of the back-end adaptive equalizer and output channel skew cancelation. 
The ADC architecture used in this dissertation is a flash ADC [76], considering the high 
conversion rate of 4 GS/s. Flash ADC is known as the fastest architecture because it can convert analog 
input at once without any pipeline delay. Although some latch or flip-flop stages can be inserted for stable 
operation in recent high-speed flash ADCs, all of the digital codes are generated simultaneously. As 
shown in Figure 4.5, this consists of a comparator array followed by a thermometer-to-binary encoder, a 
reference generator by 8-bit DAC, and a clock distribution network. Usually quantization levels are set by 
a reference voltage generator implemented by a resistor string. In this dissertation, however, a DAC 
followed by a storage capacitor array has been designed for reference generation due to non-uniform 
quantization level control. The comparator array generates thermometer codes, so binary code encoding is 
needed to simplify back-end digital processing in binary format. The main drawback of flash ADC is its 
high power consumption and large area. These tradeoffs are incurred by maximizing parallelism to 
achieve the fastest possible conversion rate. Usually, the required number of comparators is 2 1N   for an 
N-bit flash converter. Hence, the power and area consumption increase exponentially with the number of 
bits. As comparators consume most power and area in a flash converter, decreasing the number of bits can 
save power and area. 
Comparators in flash ADCs provide an inherent sample-and-hold function. Thus a sample-and-hold 
amplifier (SHA) in front of the ADC is not necessary [76]. In the case of SHA elimination, power can be 
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saved but each comparator characteristic should be matched well and the clock distribution network for 
comparators should be carefully designed. 
 
Figure 4.5.  Block diagram of 3-bit/4-bit-reconfigurable 4-GS/s flash ADC. 
4.3.1  Single-core multiple-output DAC 
The DAC requires 8-bit  resolution, considering system requirements and comparator offset 
calibration. DAC architecture can be (1) multiple-core multiple-output, or (2) single-core multiple-output. 
Single-core multiple-output DAC architecture reduces power consumption and area, and avoids mismatch 
from multiple DAC cores. Figure 4.6 illustrates a DAC schematic and a timing diagram. This two-step R-
C-string DAC topology is modified from [77] for multiple outputs, whose output voltages will be stored 
in a switched capacitor array with 30 capacitor banks (CREF,0 – CREF,29) for 15 pseudo-differential 
reference voltage pairs supporting 4-bit ADC resolution. The DAC operates in a sub-ranging manner; 8-
bit resolution is divided by MSB 4-bit (M value) and LSB 4-bit (N value), which pre-select voltage points 
in a resistor string by SMSB1 and SMSB2, and capacitor values of C1 and C2 by SLSB1 and SLSB2. A two-phase 
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clock, 1  and 2  is used to consecutively access each storage capacitor and refresh reference voltage 
values (VREF,0 – VREF,29). During the 1  phase, the charge stored at C1 (Q1) and C2 (Q2) are as follows: 
  1 1 1
1
16u TOP BOT
M
Q C V NC V V

    (4.1) 
    2 2 2 16 .16u TOP BOT
M
Q C V N C V V     (4.2) 
In the 2  phase, DAC output is stored as VREF,i at i-th storage capacitor (CREF,i), which is expressed as 
follows by the law of charge conservation: 
  ,
,
16
.
16
u
REF i TOP BOT
REF i
C M N
V V V
C

   (4.3) 
 
Figure 4.6.  8-bit single-core multiple-output DAC architecture and timing diagram. 
4.3.2  Clock distribution network 
As this chip does not include an SHA to reduce power consumption, the clock distribution network 
should be carefully designed to achieve good dynamic characteristics of the ADC. The clock specification 
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is determined by the comparator requirements for stable operation without metastability and no 
degradation of SNDR, as summarized in Table 4.1. Note that the RMS jitter does not need to be 2 ps in 
the case of a 3-bit ADC mode, but the jitter specification is set to the 4-bit requirement.  
Table 4.1.  Specifications of the clock distribution network. 
 
The overall clock distribution network is illustrated in Figure 4.7. The clock distribution network can 
be divided into two parts: clock delivery and clock tree. Because this chip is fabricated as a MOSIS multi-
project wafer (MPW), the die size is fixed to 2 mm × 2 mm. Thus, there is a distance of about 500 μm 
from the clock input pads to the ADC core (comparator array and encoder). A “clock delivery” circuitry 
composed of an input buffer, repeater and differential-skew canceller has been designed to drive this long 
line length. To provide the comparator array and encoder with equal phase-delay clocks, a tree-style 
layout is needed. 
 
Figure 4.7.  The clock distribution network. 
Items Min Typ. Max Units
Frequency - - 4 GHz
Rise/fall time - - 30 ps
Duty cycle 45 50 55 %
Differential skew - - 10 ps
RMS jitter - - 2 ps
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Figure 4.8 shows the clock input buffer schematic. As a 4-GHz differential clock signal comes from 
the 50-Ω source over a 50-Ω transmission line, clock input lines are differentially-matched with 
differential 100 Ω for the maximum power transfer. The two 50-Ω termination resistors are implemented 
with p+ poly-silicon resistors on the chip. The common node of the two 50-Ω resistors (VCM_CLK) is 
connected to an external DC voltage regulator with 0.6 V because the clock lines will be AC-coupled 
through series capacitors on the board. 
 
Figure 4.8.  Clock input buffer. The common-mode input voltage (VCM_CLK) will be provided 
externally, to set the appropriate DC voltage of input buffer (external AC coupling capacitors on the clock 
input pair are not shown). 
As differential clock signals travel through a long metal interconnection line, the differential (or 
complementary) skew can increase, which should be canceled out before distribution to the local sites. 
One of the straightforward implementations of the skew canceller is the simple cross-coupled inverter 
stage depicted in Figure 4.9. This scheme incorporates a feedback path to force skewed differential 
signals to be zero-crossed and works well for a small amount of skew at low frequency. However, if the 
skew becomes excessive (i.e., as much as 25% of unit-interval (UI)), this scheme fails to suppress skew 
under 10 ps. Furthermore, it degrades duty-cycle. Contention between feedback and feedforward paths 
can hinder full signal swing, which consequently leads to duty cycle distortion. The simulation result of 
this duty-cycle degradation is shown in Figure 4.10 at differential skew inputs of 20 ps (Figure 4.10 (a)) 
and 60 ps (Figure 4.10 (b)) for different process corner conditions. Clock names on the x-axis represent 
different clock points on the comparator stage and encoder, as shown in Figure 4.7. For 20 ps skew, the 
50 Ω
50 Ω
CLK_INP
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duty-cycle is within the specification window (45~50%) for all corner conditions, though 60 ps skew 
shows several spec-out clock points. 
 
Figure 4.9.  Conventional skew canceller incorporating zero-crossing inverter pair. 
 
Figure 4.10.  Duty cycle simulation results observed at different clock sites (x-axis) with different skew 
inputs under various process corner conditions: (a) 20 ps differential skew input, (b) 60 ps differential 
skew input. 
To solve this problem, phase-blending with only feedforward path will be used together with zero-
crossing [78]. Figure 4.11 demonstrates the proposed skew compensation circuit for this combined 
technique. First, phase-blending roughly compensates skew by using feedforward path. Then, the residual 
skew will be further canceled in the next zero-crossing stage by weak cross-coupled inverters. The 
simulation results for the same conditions as Figure 4.10 are shown in Figure 4.12. Compared with the 
previous results, the duty-cycle is well within its specification with enough margin even at 60 ps skew 
(nearly equivalent to 0.25 UI). The differential skew is suppressed under 5 ps for all process conditions. 
However, this improved performance comes at the cost of increased current consumption in the clock 
delivery part, from 7 mA to 8.2 mA. 
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Figure 4.11.  The proposed skew compensation circuit incorporating phase-blending and zero-crossing. 
 
Figure 4.12.  Duty cycle simulation results of proposed skew compensation circuit: (a) 20 ps differential 
skew input, (b) 60 ps differential skew input. 
Once the differential skew is removed, the clock signal is ready to be distributed to all local clock 
points through the clock tree. Figure 4.13 is a perspective layout view of the vertical tree structure. Only 
the top three metal layers (metal6-8) are used because the lower metal layers should be used for internal 
block routing. To equalize parasitic capacitance, the metal lines are intentionally stretched to cover every 
sub-tree routing with the same metal patterns. 
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Figure 4.13.  Clock tree layout for comparator input clock. 
4.3.3  Output driver 
The output driver provides 4-Gb/s data off the chip. Because the PCB trace and receiver of the back-
end FPGA are all 50-Ω matched, the output of the driver should be matched to 50 Ω. The output driver 
specifications are summarized in Table 4.2. 
Table 4.2.  Specifications of the output driver. 
 
Items Min Typ Max Units
Data-rate - - 4 Gb/s
Differential output swing 80 300 800 mV
Duty cycle 45 50 55 %
Differential skew - - 10 ps
Single-line impedance 43 50 57 Ω
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Figure 4.14 illustrates the 50-Ω output driver schematic. It is a current-mode-logic (CML) type 
driver with a 50-Ω passive load for single-line impedance matching. At the source of two NMOS input 
transistors, a source degeneration resistor (R1) is inserted to improve gain linearity and immunity to 
process variation. The voltage gain can be expressed as follows: 
 
1 2 2
1 1 1
2
.
1 / 2
m
v
m
g R R
A
g R R
   

 (4.4) 
Compared to the gain of the CML driver without source degeneration ( 1 2mg R ), the voltage gain is 
decreased but is less sensitive to transconductance (gm) of the transistor, which highly depends on 
process-variation. Especially for large gm with 11 mg R , the voltage gain can be approximated by a 
resistance ratio, as in (4.4). 
 
Figure 4.14.  Schematic of a CML-based output driver. 
4.4 Full-Chip Simulation 
Combining all of the functional blocks in the ADC, a full-chip simulation has been performed as 
shown in Figure 4.15. At the beginning, on-chip PRBS generator data are outputted. Then, by switching 
2:1 MUX selection, ADC data for a 100 MHz sinusoid come out. Binary 4-bit ADC outputs are post-
processed by an ideal DAC block in Spectre to reconstruct them as a digitized analog waveform. 
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Figure 4.15.  Waveforms from a full-chip transient simulation. 
4.5 Full-Chip Floorplan and Layout 
The test chip has been designed in a 90-nm low-power CMOS process with eight metal layers. The 
full-chip layout is demonstrated in Figure 4.16. The full die size is 2 mm × 2 mm and the ADC core 
layout size is 0.38 mm2. The storage capacitor arrays of DAC are placed between analog input pads and 
comparator arrays. The vacant areas are filled with de-coupling capacitors designed by MOS capacitor for 
on-site power noise suppression. To suppress power and ground noise propagation, power rails are 
separated into three different domains: analog, digital, and clock. The layouts of sub-blocks including 
related pad cells for each power domain are also completely separated by triple-wells to prevent noise 
injection through the substrate. Ground pads are assigned especially adjacent to the high-speed signal I/Os 
to minimize return path. All signal and power pads have proper ESD protection diodes. The chip 
microphotograph is shown in Figure 4.17. 
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Figure 4.16.  Full-chip layout. 
 
Figure 4.17.  Chip microphotograph. 
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4.6 Test Board Design 
This chip was assembled using a 40-pin open-cavity QFN package, which can support 4-GS/s ADC 
operation. This package provides a huge ground plane on the die-attach area and backside of the package 
for a heat sink and a solid ground connection. Thus, all ground pads are down-bonded to this ground 
plane, which is good for noise performance. By saving ground pins on the package, smaller packages with 
a smaller pin count can be used, which is beneficial to reduce bondwire length and parasitic inductance. 
 
Figure 4.18.  Test board circuit. 
Figure 4.18 shows the test circuit for PCB. This board has only one 3.3 V external power supply, and 
each domain voltage is generated by on-board voltage regulators. The differential ADC and clock input 
pairs are AC-coupled using on-board capacitors. Four ADC output differential pairs are also AC-coupled 
using integrated AC-coupling capacitors at the back-end FPGA. Potentiometers are used to adjust the 
amount of bias current and to set the appropriate common-mode voltages for AC-coupled differential 
inputs.  
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This board is manufactured from 4-layer FR4 PCB as shown in the layout and photograph in Figure 
4.19. The PCB dimension is 3.5 inch × 5.0 inch. High-speed differential traces are designed with a co-
planar waveguide (CPW) with a vertical ground plane for 50-Ω characteristic impedance. The 
transmission line width has been designed at 20 mils which is the same width as 0402-size surface-mount 
devices, to minimize potential impedance discontinuity by footprint patterns. The input differential traces 
(ADC analog input and clock) are exactly symmetric; they are matched in line length and shape to 
eliminate complementary skew. The ADC chip is mounted without soldering on a high-speed socket, 
which has the elastomer with tiny gold-plated brass balls. 
 
Figure 4.19.  Test board layout (left) and an actual photo of the test board with all sockets, connectors and 
components assembled (right). 
4.7 Measurement Results 
The chip test was performed in two phases: a stand-alone ADC test and a link test with an FPGA. 
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4.7.1  Stand-alone ADC test 
The ADC performance as a stand-alone block was measured in a 4-bit uniform level mode. Figure 
4.20 shows linearity characteristics: differential nonlinearity (DNL), and integral nonlinearity (INL). 
ADC calibration is performed manually by tuning the DAC code from each nominal value to compensate 
input DC offsets of comparators. Before comparator offset calibration, DNL was as high as ±1.3 LSB as 
shown in Figure 4.20(a). After calibration, the DNL was improved to ± 0.04 LSB. In the case of INL, 4 
LSB before calibration can be improved to 0.14 LSB. These values are sufficient for 4-bit ADC operation. 
The full-scale range (FSR) of the ADC was set to 800 mVppd by default, and can be configured to 
any value. From the default FSR, the effective number of bits (ENOB) is measured as shown in Figure 
4.21 in 4-bit uniform ADC mode. ENOB of 3.4 bits was measured at the Nyquist frequency (~2 GHz). 
 
Figure 4.20.  ADC linearity performance: (a) DNL and (b) INL, before and after comparator calibration. 
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Figure 4.21.  The effective number of bits (ENOB) at FSR = 800 mVppd in a 4-bit uniform ADC mode. 
4.7.2  Link test 
The test setup for the full link test is illustrated in Figure 4.22. The bit-error-rate tester (BERT) 
generates 4-Gb/s 232 1  PRBS data and 4-GHz clock. PRBS data go through an FR4 channel board and 
enters the ADC inputs. The phase of differential clock signals is adjusted to sample ADC input data at a 
proper time point. ADC outputs are fed into an FPGA board which contains all back-end processing as 
shown in Figure 4.4. BER is measured by the BER counter implemented in the FPGA. 
Because this ADC chip does not contain a front-end variable-gain amplifier (VGA), ADC input 
voltage can be adjusted by BERT, and equivalently by FSR of ADC using DAC programming. In the link 
test, the FSR of the ADC was set to 100 mVppd. The ENOB characteristics of the ADC in different 
resolution modes was measured in Figure 4.23 at FSR = 100 mVppd; 4-bit uniform ADC shows the best 
performance while 3-bit non-uniform ADC gives the worst performance even when compared to 3-bit 
uniform ADC. This was already well expected because 3-bit non-uniform ADC cannot reproduce an input 
signal with a good linearity due to non-uniform quantization levels. Because of the reduced FSR (100 
mVppd) and smaller 1-LSB voltage, ENOB in 4-bit uniform ADC is degraded by more than 1-bit, 
compared to that of Figure 4.21 with FSR = 800 mVppd. Because there is no SHA in front of the 
comparator array, mismatches in input signal routing and bandwidth of the comparator array can result in 
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different aperture uncertainty [79] for each comparator channel, which can deteriorate ENOB 
performance. 
Figure 4.24 shows BER performance with respect to the relative sampling phase from the center of 
the data window in unit-interval (UI) units. This measurement is done with a 220 mVppd transmit signal 
amplitude on a 20-inch FR4 channel board. As expected, 3-bit non-uniform ADC shows the best BER 
performance, 1E-12, compared to 4-bit non-uniform ADC with 0.2 UI data window opening. This proves 
the concept that BER-optimal ADC can possibly reduce the resolution of ADC by non-uniform 
quantization level control toward a better system performance metric (BER, in this case). 
 
Figure 4.22.  Link test setup using back-end FPGA board. 
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Figure 4.23.  ENOB comparison in different ADC resolution modes at FSR = 100 mVppd. 
 
Figure 4.24.  BER performance vs. relative sampling phase. Measurement conditions include a transmitter 
amplitude of 220 mVppd at 4-Gb/s 2
23−1 PRBS on 20-inch FR4 board and ADC FSR = 100 mVppd. 
The ADC performance is summarized in Table 4.3. As the back-end digital block was implemented 
on an FPGA board, its power consumption was estimated from RTL synthesis results in the same 90-nm 
CMOS process. The ADC in 3-bit non-uniform mode can save ADC power consumption almost by half, 
compared to regular 4-bit uniform ADC. In order to support non-uniform reference level control, more 
digital control blocks are required, but the additional power consumption by the back-end digital is much 
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smaller than the amount of reduced power in ADC. Therefore, the energy efficiency of the overall system 
can be improved. 
Table 4.4 compares the performance of the proposed link to the previous works of ADC-based 
receivers. The receiver energy efficiency is calculated to 21.5 pJ/bit from the overall power consumption 
of 86 mW, which is comparable to or smaller than the other receivers. 
Table 4.3.  Performance summary. 
ADC operating mode 3b non-uniform (BER-optimal) 4b uniform 
Technology 90nm LP CMOS (1P8M) 
Core die area 0.38 mm2 
Supply voltage 1.2V for analog, 1.28V for digital & clock 
Data rate 4 Gb/s 
Power 
consumption 
ADC 56 mW 109 mW 
B/E digital *30 mW *28 mW 
 
Table 4.4.  Performance comparison of ADC-based receivers. 
 
This 
work 
VLSI’11 
[80] 
ISSCC’09 
[81] 
ISSCC’11 
[82] 
Process 90nm 65nm 65nm 65nm 
Data Rate [Gb/s] 4 10 10.3 5 
Number of bits 3 3 6 5 
BER @channel < 1E-12 @20” 
< 1E-7 
@-17dB 
< 1E-15 
@-26dB 
< 1E-12 
@34” 
RX power [mW] 86 130 500 192 
RX efficiency [pJ/bit] 21.5  13.0  48.5 38.4  
 
4.8 Summary 
The concept of a BER-optimal ADC targeting system performance (BER) was proposed and 
demonstrated with measurement results. The 4-GS/s flash ADC with programmable 3-bit/4-bit 
133 
 
quantization levels was implemented in a 90-nm CMOS process to compare performance both in stand-
alone ADC metrics and system performance metrics. The proposed ADC-based receiver can achieve as 
low as 1E-12 BER with a 0.2-UI eye opening in 21.5 pJ/bit power-efficiency. The ordinary performance 
metrics from stand-alone ADCs cannot be applied to this ADC. However, in terms of system performance 
metrics, the proposed ADC can outperform normal uniform-level ADCs with higher resolutions. This 
feature can lead to better system energy-efficiency, which enables practical ADC-based receiver systems. 
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Chapter 5. Conclusion and Future Work 
5.1 Conclusion 
Very high-speed I/O design (> 10 Gb/s) often compromises ESD reliability, because of the trade-off 
relationship between the I/O speed and the allowable ESD-device parasitics. The research in this 
dissertation starts from the question on how to break this strict trade-off relationship to achieve both 
requirements. 
From the first research in Chapter 2 on the self-protecting I/O using “adaptive active bias 
conditioning (AABC),” SSTL I/Os fabricated in 130-nm CMOS verified that about 30% CDM reliability 
was achieved with only 10% additional silicon area overhead. A polarity-aware ESD protection scheme 
using the ESD direction detector enables ESD protection in any polarity. Even with this approach, 
however, CDM could still be a problem in a very high-speed serial links such as over 10 Gb/s in nano-
scale process technologies. 
This issue was addressed again in Chapter 3 in a different approach; ESD device size is increased 
sufficiently to protect I/O circuits, and the increased capacitance is nullified by a bandwidth extension 
technique, a T-coil. Theoretically, the version of the T-coil in which both the transceivers and termination 
resistors are at the same port has wider bandwidth. A different T-coil scheme, which is preferable for 
wireline I/Os, was selected based on the performance metrics of bandwidth and impedance matching. The 
potential CDM failure mechanism of the T-coil scheme was identified as transient voltage overshoot 
through magnetic coupling. A novel peak voltage mitigation scheme, “inductance halving” has been 
proposed. The design and layout strategy for the inductance-halving T-coil was explored, and the most 
optimal T-coil layout was demonstrated. The test chip has been designed to verify the efficiency of the 
proposed T-coil scheme in the 25-Gb/s wireline receivers. From simulations in 65-nm CMOS PDK, the 
efficiency of the inductance halving scheme was verified in overshoot suppression by 2 V for 5 A VF-
TLP with 100-ps rise time, compared to the uncompensated T-coil. However, the inductance-halving T-
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coil cannot exceed the secondary ESD protection in peak voltage suppression. Regarding circuit 
performance, bandwidth is extended by 33% at the receiver input, and eye height is improved by 42% at 
the CTLE output, compared to the receiver with the T-coil and secondary ESD protection. 
The third research in Chapter 4 focuses on energy-efficiency in the ADC-based receivers. The ADC 
specifications have been redefined to achieve a better system performance. A new “BER-optimal ADC” 
concept was proposed, to reduce the required number of bits by controlling the quantization level non-
uniformly, according to the channel environment. The 3/4-bit-reconfigurable 4-GS/s flash ADC was 
implemented in 90-nm CMOS to verify the concept of the BER-optimal ADC. From the measurement 
results, it is verified that the 3-bit BER-optimal ADC which has only 1.5-bit ENOB can outperform 4-bit 
uniform-quantization-level ADC, with 0.2-UI eye opening for 1E-12 BER at the 20-inch FR4 channel. 
5.2 Future Work 
The transient voltage overshoot reduction by the inductance-halving scheme, which has been 
proposed in Chapter 3, can be further improved with the scheme in Figure 5.1. The basic idea is to mimic 
the operation of the secondary ESD protection: to flow some branch current through the parasitic diodes. 
Different from the original scheme in Figure 3.18(a), the N-well bias of M1 is connected to VDD, as 
shown in Figure 5.1(a). During the PS-mode ESD, the voltage at node B can be higher than VDD, and the 
parasitic diode (D2) between p+ source junction of M1 and N-well tap (refer to the cross-section of M1 in 
Figure 5.1(b)) is forward-biased. Extra current will flow through D2, which will further reduce the 
voltage at P2 (receiver input), as the secondary ESD protection does. To utilize this “implicit” secondary 
protection with the stray diode (D2), the failure current of D2 should be sufficiently larger than the branch 
ESD current. 
Another scheme with a better bandwidth performance for overshoot-canceling T-coils may be 
achieved by combining both direct switching (inductance halving) and indirect switching (shadow 
inductor). Shadow inductor loops can decrease mutual inductance partially, which can mitigate switch 
size requirements for inductance halving. 
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Figure 5.1.  Improved inductance-halving scheme for a better overshoot voltage reduction: (a) schematic 
and (b) cross-section of the M1 transistor with a parasitic diode, D2. 
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Appendix A. Power-On I-V Curve Method 
To accurately diagnose failure points after ESD, an I-V measurement performed on a power-on 
system is proposed. Using the proposed method, shunt resistance, RT and RB of ESD-induced failure 
model in Figure 2.11, can be calculated. The measurement setup is illustrated in Figure A.1. DC pin 
voltage sweep for PAD relative to VSS is done in the setup of Figure A.1(a). The semiconductor 
parameter analyzer (Agilent 4156C in this measurement) is used to generate DC voltage and to measure 
current through a coaxial SMU (Source/ Monitor Unit) channel. The chassis ground of the semiconductor 
parameter analyzer is connected to VSS pin of the device-under-test (DUT). To avoid voltage contention 
between chassis ground and DUT reference ground, the DUT board is powered by a mobile battery. In a 
similar way, the PAD-to-VDD I-V curve can also be measured as shown in Figure A.1(b); chassis ground 
is shorted to VDD pin of the DUT. When PAD voltage is swept from a negative voltage to a positive 
voltage (e.g., −1 V to 1 V in this design), I-V curves in Figure A.2 can be obtained. 
In the PAD-to-VSS setup before ESD failure, an I-V curve only for the bottom diode is obtained, 
because the top diode is always in reverse-bias, if the voltage sweep range is less than the reverse 
breakdown voltage of diodes. The dashed line in Figure A.2(a) shows the unstressed I-V curve 
characterized from the bottom diode. However, when there exist RT and RB from ESD-damaged devices, 
straight lines from RT (blue line) and RB (red line) are added on the original diode curve; the composite I-
V curve is distorted as shown in the thick black line in Figure A.2(a). The straight lines from DC shunt 
resistance, RT and RB, are expressed as follows: 
 
1
BR
B
I V
R
  (A.1) 
  
1
.
TR
T
I V VDD
R
   (A.2) 
Hence, the linear region of the composite curve can be expressed as follows: 
138 
 
 ,
1 1
,   for ,bot on
T B T
VDD
I V V V
R R R
     
 
 (A.3) 
where Vbot,on represents bottom diode turn-on voltage. From the measured I-V curve after the ESD stress, 
x-intercept (V0) and slope (1/R0) in the linear region of the curve can be recorded. From (A.3) with the 
measured parameters R0 and V0, the shunt resistance, RT and RB can be calculated as follows: 
 0
0
T
VDD
R R
V
  (A.4) 
 0
0
.B
VDD
R R
VDD V


 (A.5) 
From Figure A.2(b) for the PAD-to-VDD I-V curve, the top diode characteristic is distorted by the failed 
devices with RT and RB, which is calculated as follows in the same procedure as the PAD-to-VSS case: 
 0
0
T
VDD
R R
VDD V


 (A.6) 
 0
0
.B
VDD
R R
V
   (A.7) 
Using (A.4)-(A.7), shunt resistors from the actual power-on I-V curves after ESD failure were calculated 
as shown in Table 2.4. and Table 2.5.. Theoretically, both PAD-to-VSS and PAD-to-VDD I-V curves 
should give identical results. Thus, only one test setup is sufficient to obtain both shunt resistance. 
The advantages of the proposed power-on I-V curve method are: (1) to ensure no unnecessary 
current flow during leakage test by configuring a DUT chip, and (2) to calculate both top and bottom 
shunt resistance with only one test configuration, compared to the conventional power-off leakage 
measurement which needs two separate test setups. 
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Figure A.1.  Power-on I-V curve measurement setup. Chassis ground connection of the semiconductor 
parameter analyzer differentiates the reference point of DC sweep: (a) DC sweep from PAD to VSS, and 
(b) DC sweep from PAD to VDD. In order to avoid voltage contention, DUT board should be battery-
powered. 
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Figure A.2.  Power-on I-V curves from (a) PAD-to-VSS, and (b) PAD-to-VDD. Composite I-V curves 
are plotted as thick black lines by summing up curves from diode, RT, and RB. Two measurement 
parameters, x-intercept (V0) and slope (1/R0) are indicated. 
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Appendix B. T-Coil Parameter Calculation from Multi-Port 
S-Parameters 
In this appendix, the equations to calculate T-coil parameters from multi-port spiral inductors will be 
derived. Basically, T-coil implemented by a center-tapped spiral inductor has three ports. When more 
inner points are tapped out (e.g. inductance-halving T-coil), the EM simulation generates huge S-
parameter matrices with the same number of ports as that of the inductor. 
B.1 Definitions of Inductance and Quality Factor 
To begin with, various definitions of inductance and quality factor (Q-factor) should be revisited to 
use the proper definition for this study. Figure B.1(a) shows equivalent circuit model for a silicon spiral 
inductor [83], which is composed of effective self-inductance (Leff), series resistance (RS), shunt 
capacitance (CS) between two terminals, and vertical parasitics including vertical capacitance from the 
inter-layer dielectric (CILD) and silicon substrate models with resistance (Rsub) and capacitance (Csub). To 
expedite the analysis, the model components are lumped into admittance denoted as Y0 for series 
admittance between P1 and P2, and Y1 and Y2 for vertical admittance, as shown in Figure B.1(b). Each 
lumped admittance, Y0-Y2, can be calculated from 2-port Y-parameters, as follows: 
 210Y Y  (or 12Y ) (B.1) 
 11 121Y Y Y    (B.2) 
 22 211 .Y Y Y   (B.3) 
According to the circuit configuration, inductance and Q-factor could be defined differently. For 
example, differential LC-VCO use a spiral inductor as differential mode; each terminal P1 and P2 are 
connected to the signals with opposite polarity, and the ground connections of Y1 and Y2 no longer exist 
but they are virtually grounded [84], as shown in Figure B.2(a). Figure B.2(b) presents single-ended 
excitation, where P1 is connected to the stimulus input and P2 is grounded; this is the case of inductively-
peaked amplifiers in which spiral inductors are used as loads.Therefore, in differential excitation in Figure 
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B.2(a), inductance and Q-factor are calculated as follows using 2-port Y-parameters, if the additional 
admittance Y1 and Y2 are negligible: 
 21
Im( 1 / )Y
L


   (B.4) 
 21
21
Im( 1/ )
.
Re( 1 / )
Y
Q
Y



  (B.5) 
With the same way, inductance and Q-factor for singled-ended excitation in Figure B.2(a) are calculated 
as below [85], 
 11
Im(1/ )Y
L

  (B.6) 
 11 11
11 11
Im(1 / ) Im( )
.
Re(1/ ) Re( )
Y Y
Q
Y Y
    (B.7) 
The physical meanings of inductance definitions, (B.4) and (B.6) are slightly different. Inductance 
defined in (B.4) is usually called as “effective inductance,” which may be not a physical parameter, but a 
decomposed reactive component from the π-model in Figure B.1(a). Thus, this is useful to optimize 
stand-alone inductor or transformer structures in the device design. However, (B.6) provides inductance 
which incorporates all resistive and reactive components in a spiral inductor; this will be used in the 
context of the functional circuit design with inductors. 
In T-coil design, inductance in each primary (L1) and secondary (L2) winding should be defined first, 
and from the total inductance (Ltot) between two outer terminals (P1 and P2), coupling factor (k) can be 
calculated. For this purpose, self-inductance should be calculated as effective inductance defined in (B.4). 
The series resistance can also be calculated in similar way to (B.4), by taking the real part of −1/Y21. Q-
factor of the total inductor (Ltot) will be calculated from (B.7); Q-factor of a T-coil is not a critical 
parameter, but it is to monitor the behavior of T-coil. 
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Figure B.1.  On-chip spiral inductor model: (a) equivalent π-model and (b) simplified model with lumped 
admittance elements. 
 
Figure B.2.  Stimulus for Q-factor and inductance calculation: (a) differential excitation; P1 and P2 are 
differentially excited and ground connection of Y1 and Y2 are virtually grounded, and (b) single-ended 
excitation; P1 is connected to stimulus input and P2 is grounded (Y2 no longer exists). 
B.2 Parameter Extraction from Multi-Port Inductors 
The previously derived equations cannot be directly applied to the 3-port T-coil devices. In this 
dissertation, similar methods used in [86] will be used but further modified to calculate k. Figure B.3(a) 
shows a black-box representation of 3-port T-coil with 3 × 3 Y-parameters, and Figure B.3(b) depicts 
simplified equivalent circuit with important T-coil parameters to be calculated. 
First, to calculate total inductance (Ltot) between P1 and P2, input stimulus is placed at P1 with 
current Ix and voltage Vx, and P2 is grounded with 0V but I2 current flows; see Figure B.4. Port P3 is 
floated for this calculation setup; voltage V3 is seen at P3 but no current flows. The matrix representation 
for this situation is as follows: 
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2 21 22 23
31 32 33 3
0 .
0
x xI Y Y Y V
I Y Y Y
Y Y Y V
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          
          
  (B.8) 
To calculate Ltot, transimpedance Zeff12 from P1 to P2 should be calculated from (B.8), and then Ltot is 
calculated by taking imaginary part of Zeff12: 
 3312
2 23 31 21 33
x
eff
V Y
Z
I Y Y Y Y
  

  (B.9) 
 12
Im( )
.efftot
Z
L

   (B.10) 
Total Q-factor (Qtot) is calculated from the input impedance, Zin12 as follows: 
 3312
11 33 13 31
x
in
x
V Y
Z
I Y Y Y Y
 

 (B.11) 
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Im( )
.
Re( )
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tot
in
Z
Q
Z
  (B.12) 
Now, parameters in the primary and secondary winding will be calculated from the setup in Figure B.5. 
Inductance (L1) and resistance (R1) in the primary side can be calculated from transimpedance Zeff13 from 
P1 to P3 as follows (assuming that the tap-resistance on P3 is negligible): 
 2213
3 32 21 31 22
x
eff
V Y
Z
I Y Y Y Y
  

 (B.13) 
 131
Im( )effZL

  (B.14) 
 1 13 13Re( ).eff effR R Z   (B.15) 
With the same method, secondary winding parameters can be calculated in the following equations: 
 1123
3 31 12 32 11
x
eff
V Y
Z
I Y Y Y Y
  

 (B.16) 
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 232
Im( )effZL

  (B.17) 
 2 23 23Re( ).eff effR R Z   (B.18) 
 
Figure B.3.  T-coil model: (a) a network model with 3-port Y-parameters from center-tapped inductor for 
T-coil and (b) simplified equivalent circuit with important parameters. 
 
Figure B.4.  Setup for Ltot calculation. Input stimulus is at P1 and P2 is grounded. 
 
Figure B.5.  Calculation setups for (a) primary winding parameters (from P1 to P3) and (b) secondary 
winding parameters (from P2 to P3). 
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To calculate coupling factor, the original T-coil in Figure B.6(a) can be decoupled as shown in 
Figure B.6(b), considering the dot position in the transformer. The definition of mutual inductance, M is 
the same as in (3.9). From Figure B.6(b), the total inductance Ltot can be expressed by 
 1 2 1 2 1 22 2 .totL L L M L L k L L       (B.19) 
Thus, coupling factor, k can be calculated as follows, using inductances expressed by (B.10), (B.14) and 
(B.17): 
 
1 2
1 2
.
2
totL L Lk
L L
 
  (B.20) 
For multi-port T-coils with more than three ports, the same method can be applied to calculate each 
individual parameter. 
 
Figure B.6.  T-coil circuit conversion: (a) coupled transformer through k and (b) decoupled transformer. 
B.3 Calculation of Tap-Resistance 
As explained in Section 3.4.2, the resistance between the center-tap and P3 in T-coils is directly 
related to the quasi-static voltage during ESD. This section shows how to calculate tap-resistance. Figure 
B.7 illustrates the equivalent circuit of the T-coil; tap-resistance, Rtap, is added between the center-tap (CT) 
and P3. In (B.15) and (B.18), tap-resistance was ignored because it is relatively smaller than the series 
resistance on the primary and secondary inductors (R1 and R2 in Figure B.7). However, Rtap is included in 
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this section for more accurate calculation. The effective resistance (Reff12) between P1 and P2 is calculated 
as follows using Zeff12 in (B.9): 
 12 12 1 2Re( ) .eff effR Z R R    (B.21) 
Rewriting (B.15) and (B.18) for Reff13 and Reff23, 
 13 13 1Re( )eff eff tapR Z R R    (B.22) 
 23 23 2Re( ) .eff eff tapR Z R R    (B.23) 
Equating (B.21)-(B.23), the actual series resistance at each inductor leg and tap-resistance can be 
calculated as follows: 
  1 12 13 23
1
2 eff eff eff
R R R R     (B.24) 
  2 12 23 13
1
2 eff eff eff
R R R R    (B.25) 
  13 23 12
1
.
2tap eff eff eff
R R R R    (B.26) 
Using (B.24) and (B.25), more accurate series resistance on L1 and L2 can be calculated, and (B.26) 
denotes tap-resistance on P3. 
 
Figure B.7.  Equivalent circuit of the T-coil with tap-resistance, Rtap. 
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